Interconnect link with a resilient link mode based on a link status register
AssigneeQUALCOMM Incorporated
InventorsRavindranath Doddi, Umamaheshwaran V
Life of this patent
Estimating the term…
Abstract
An integrated circuit (IC) device includes a plurality of chiplets including a first device and a second device. A die-to-die (D2D) interconnect link connects between the first device and the second device. A link training and status state machine (LTSSM) of the IC device is configured to operate the degraded D2D interconnect link in a resilient link mode to provide a plurality of enabled lanes and a plurality of disabled lanes. The LTSSM detects a faulty lane among the plurality of enabled lanes, and replaces the faulty lane using a functional lane from the plurality of disabled lanes to maintain the degraded D2D interconnect link.
Claims30
A method for managing a faulty lane of a die-to-die interconnect link, comprising:
- operating a degraded die-to-die (D2D) interconnect link between a first device and a second device, the degraded D2D interconnect link configured to provide a plurality of enabled lanes and a plurality of disabled lanes;
- detecting a faulty lane among the plurality of enabled lanes;
- replacing the faulty lane using a functional lane from the plurality of disabled lanes to maintain the degraded D2D interconnect link in a resilient link mode;
- and
- initiating, at the first device, a handshake with the second device to operate the degraded D2D interconnect link in the resilient link mode during a mainband initialization state of the degraded D2D interconnect link.
An integrated circuit (IC) device comprising:
- a plurality of chiplets comprising a first device and a second device;
- a die-to-die (D2D) interconnect link connected between the first device and the second device;
- and
- a link training and status state machine (LTSSM) configured to:
- operate the D2D interconnect link to provide a plurality of enabled lanes and a plurality of disabled lanes;
- detect a faulty lane among the plurality of enabled lanes;
- replace the faulty lane using a functional lane from the plurality of disabled lanes to maintain the D2D interconnect link in a resilient link mode;
- and
- initiate a handshake between the first device and the second device to operate the D2D interconnect link in the resilient link mode during a mainband initialization state of the D2D interconnect link.
A system-on-chip (SoC) comprising:
- means for operating a die-to-die (D2D) interconnect link as a degraded link comprising a plurality of enabled lanes and a plurality of disabled lanes, the D2D interconnect link configured to communicate data between a plurality of chiplets of the SoC using a Universal Chiplet Interconnect Express (UCIe) protocol;
- means for detecting a faulty lane among the plurality of enabled lanes;
- means for replacing the faulty lane using a functional lane from the plurality of disabled lanes to maintain the D2D interconnect link in a resilient link mode;
- and
- means for initiating a handshake between a first device and a second device to operate the D2D interconnect link as the degraded link during a mainband initialization state of the D2D interconnect link.
An integrated circuit device comprising:
- a first die;
- a second die;
- and
- a die-to-die (D2D) interconnect link connected between the first die and the second die, the first die comprising:
- a communication interface connected to the D2D interconnect link;
- and
- one or more processors connected to the communication interface, the one or more processors being configured to:
- operate the D2D interconnect link as a degraded link comprising a plurality of enabled lanes and a plurality of disabled lanes;
- detect a faulty lane among the plurality of enabled lanes;
- replace the faulty lane using a functional lane from the plurality of disabled lanes to maintain the D2D interconnect link in a resilient link mode;
- and
- initiate a handshake with the second die to operate the D2D interconnect link in the resilient link mode during a mainband initialization state of the D2D interconnect link.
Dependencies are inferred from the claim text.