Back to results
US 12,608,270 B2Granted
Apparatuses and methods to perform data swapping on a host
AssigneeMicron Technology, Inc.
InventorsSujeet Ayyapureddi, Wesley W. Borie, Dennis G. Montierth, Garth N. Grubb, Mow Yiak Goh, Anthony M. Geidl
Life of this patent
Estimating the term…
Abstract
An exemplary host includes a data mapping decoder configured to decode a swizzle mapping signal received from a memory module to provide a data mapping setting, a data input/output circuit configured to receive a plurality of data bits from the memory module via a data bus, and a data adjustment circuit configured to re-arrange an order of the plurality of data bits based on the data mapping setting to provide a plurality of adjusted data bits.
Claims17
An apparatus comprising:
- a data mapping decoder of a host configured to decode a swizzle mapping signal received from a memory module to provide a data mapping setting;
- a data input/output circuit of the host configured to receive a plurality of data bits from the memory module via a data bus;
- a data adjustment circuit of the host configured to re-arrange an order of the plurality of data bits based on the data mapping setting to provide a plurality of adjusted data bits;
- and
- an error correction code (ECC) detection and correction circuit of the host configured to detect and/or correct data from the memory module based on an ECC received from the memory module.
2 more elements
A system comprising:
- a memory module having a memory package, first and second module data terminals, and a swizzle configured to map first and second memory data terminals of the memory package—to the first and second module data terminals of the memory module;
- and
- a host coupled to the memory module and configured to receive data from the first and second module data terminals of the memory module, wherein the host is further configured to configured to selectively re-arrange the data based on a mapping between the first and second memory data terminals of the memory package and the first and second module data terminals of the memory module, wherein the host is configured to detect and/or correct errors in the data received from the memory module based on an error correction code received from the memory module.
A method comprising:
- decoding, via a data mapping decoder of a host, a swizzle mapping signal received from a memory module to provide a data mapping setting;
- receiving, via a data input/output circuit of the host, a plurality of data bits from the memory module via a data bus;
- re-arranging, via a data adjustment circuit of the host, an order of the plurality of data bits based on the data mapping setting to provide a plurality of adjusted data bits;
- and
- detecting and/or correcting, via an error correction code detection and correction circuit of the host, errors in the data received from the memory module based on an error correction code (ECC) received from the memory module.
2 more elements
Dependencies are inferred from the claim text.