Storage device and operating method thereof
AssigneeSK hynix Inc.
InventorJung Woo Kim
Life of this patent
Estimating the term…
Abstract
A storage device may receive, from a host, one or more write commands for writing a plurality of first data units and a plurality of second data units, obtain a start logical address and a size of each of the plurality of first data units and a start logical address and a size of each of the plurality of second data units from the one or more write commands, and write at least a part of the plurality of first data units and the plurality of second data units to the memory based on the start logical address and the size of each of the plurality of first data units and the start logical address and size of each of the plurality of second data units.
Claims18
A storage device comprising:
- a memory configured to store a plurality of data units;
- and
- a controller configured to:
- receive, from a host, one or more write commands for writing a plurality of first data units and a plurality of second data units;
- obtain a start logical address and a size of each of the plurality of first data units and a start logical address and a size of each of the plurality of second data units from the one or more write commands;
- and
- write at least a part of the plurality of first data units and the plurality of second data units to the memory based on the start logical address and the size of each of the plurality of first data units and the start logical address and the size of each of the plurality of second data units,
- wherein each of the plurality of first data units corresponds to at least one logical address area unit having a first size, and each of the plurality of second data units corresponds to a plurality of logical address area units consecutive with each other.
An operating method of a storage device, comprising:
- receiving, from a host, one or more write commands for writing a plurality of first data units and a plurality of second data units;
- obtaining a start logical address and a size of each of the plurality of first data units and a start logical address and a size of each of the plurality of second data units from the one or more write commands;
- and
- writing at least a part of the plurality of first data units and the plurality of second data units to the memory,
- wherein each of the plurality of first data units corresponds to at least one logical address area unit having a first size, and each of the plurality of second data units corresponds to a plurality of logical address area units consecutive with each other.
Dependencies are inferred from the claim text.