Lower vread for erased word lines in post-write dummy reads
AssigneeSanDisk Technologies LLC
InventorsYanwei He, Henry Chin, Shota Murai
Life of this patent
Estimating the term…
Loading patent…
AssigneeSanDisk Technologies LLC
InventorsYanwei He, Henry Chin, Shota Murai
Estimating the term…
A memory device includes a memory block including a plurality of memory cells and control circuitry configured to perform a dummy read operation to transition memory cells of the memory block from a first read condition to a second read condition. To perform the dummy read operation, the control circuitry is configured to, subsequent to performing a programming operation on a selected word line and prior to performing a programming operation on a next word line, supply a first voltage pulse to bias the selected word line and previously programmed word lines in the memory block, and, while supplying the first voltage pulse, supply a second voltage pulse to bias unprogrammed word lines in the memory block including the next word line. The second voltage pulse has a lower magnitude than the first voltage pulse.
A memory device, comprising:
A method for operating a memory device, the method comprising:
A memory device, comprising:
Dependencies are inferred from the claim text.