Electronic apparatus for bootstrap processing homomorphic encrypted messages and methods thereof
AssigneeCrypto Lab Inc.
InventorsJung Hee Cheon, Junyoung Jung, Taeseong Kim, Keewoo Lee, Jai Hyun Park
Life of this patent
Estimating the term…
Abstract
Disclosed are an electronic apparatus and a control method thereof. According to the present disclosure, an electronic apparatus with N-bit hardware architecture includes a memory configured to store a scaling factor, and a processor configured to obtain a homomorphic encrypted message with an M*N-bit word size, and perform an operation on the homomorphic encrypted message using the scaling factor. In this case, the M is an integer of 2 or more, and the scaling factor is composed of M prime numbers.
Claims10
An electronic apparatus with N-bit hardware architecture, comprising:
- a memory configured to store a scaling factor;
- and
- a processor configured to obtain a homomorphic encrypted message with an M*N-bit word size, and
- perform an operation on the homomorphic encrypted message using the scaling factor wherein the operation comprises at least one of a rescaling operation or a relinearize operation,
- wherein the Mis an integer of 2 or more, and
- the scaling factor is formed as a product of the M prime numbers, wherein each prime number is limited to number smaller than a hardware architecture bit width,
- in order to implement a residue number system (RNS) optimized hardware architecture.
A control method of an electronic apparatus storing a scaling factor and having N-bit hardware architecture, the control method comprising:
- obtaining a homomorphic encrypted message with an M*N-bit word size;
- and
- performing an operation on the homomorphic encrypted message using the scaling factor, wherein the operation comprises at least one of a rescaling operation or a relinearize operation,
- wherein the M is an integer of 2 or more, and
- the scaling factor is formed by a product of the M prime numbers, wherein each prime number is limited to number smaller than a hardware architecture bit width,
- in order to implement a residue number system (RNS) optimized hardware architecture.
Dependencies are inferred from the claim text.