# US 12,603,676 B2 · Active inductor assemblies for data over power systems and associated methods

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,603,676 B2
- Document ID: US12603676B2
- Status: Granted
- Kind: B2
- Application number: 18/795,342
- Filed: 2024-08-06
- Published: 2026-02-12
- Granted: 2026-04-14
- Earliest claimed: 2024-08-06
- Assignees: Analog Devices International Unlimited Company
- Applicants: Analog Devices International Unlimited Company
- Inventors: Siro Buzzetti; Davide Benini; Danilo Ranieri
- Web page: https://patentgrep.com/patent/US12603676B2

## CPC

- H02J 13/1311: {using the power network as support for the transmission}
- H04B 3/54: Systems for transmission via power distribution lines
- G05F 1/56: using semiconductor devices in series with the load as final control devices (G05F1/461 takes precedence)
- H04L 12/10: Current supply arrangements
- H02J: ELECTRIC POWER NETWORKS; CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H04B: TRANSMISSION
- G05F: SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- H04L: TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION (arrangements common to telegraphic and telephonic communication H04M)

## Abstract

An active inductor assembly for a data over power (DoP) system includes a first active inductor and a second active inductor. The first active inductor includes a first pass element and first control circuitry. The first control circuitry is configured to control the first pass element such that (i) the first pass element emulates a first inductor in response to changing voltage across the first pass element and (ii) the first pass element regulates a voltage drop across the first pass element during steady-state operation. The second active inductor includes a second pass element and second control circuitry. The second control circuitry is configured to control the second pass element such that (i) the second pass element emulates a second inductor in response to changing voltage across the second pass element and (ii) the second pass element regulates a voltage drop across the second pass element during steady-state operation.

## Claims

### Claim 1

An active inductor assembly for a data over power (DoP) system, the active inductor assembly comprising:
a first active inductor, the first active inductor including:
a first pass element configured to be electrically coupled between a positive power rail of the DoP system and a first electrical conductor of the DoP system, and
first control circuitry configured to control the first pass element such that:
the first pass element emulates a first inductor in response to a change in voltage across the first pass element, and
the first pass element regulates a voltage drop across the first pass element to a first predetermined value during steady-state operation of the first active inductor; and
a second active inductor, the second active inductor including:
a second pass element configured to be electrically coupled between a negative power rail of the DoP system and a second electrical conductor of the DoP system, and
second control circuitry configured to control the second pass element such that:
the second pass element emulates a second inductor in response to a change in voltage across the second pass element, and
the second pass element regulates a voltage drop across the second pass element to a second predetermined value during steady-state operation of the second active inductor.

### Claim 2 (depends on 1)

The active inductor assembly of claim 1, wherein:
the first pass element comprises a first transistor; and
the second pass element comprises a second transistor.

### Claim 3 (depends on 1)

The active inductor assembly of claim 1, wherein:
the first pass element comprises a first enhancement mode, field effect transistor (first FET);
the first control circuitry is configured to control the first pass element at least partially by driving a gate of the first FET;
the second pass element comprises a second enhancement mode, field effect transistor (second FET); and
the second control circuitry is configured to control the second pass element at least partially by driving a gate of the second FET.

### Claim 4 (depends on 3)

The active inductor assembly of claim 3, wherein:
the first control circuitry comprises:
a first tank capacitor electrically coupled to the gate of the first FET, and
a first transconductance amplifier configured to drive each of (i) the gate of the first FET and (ii) the first tank capacitor, via an output current of the first transconductance amplifier; and
the second control circuitry comprises:
a second tank capacitor electrically coupled to the gate of the second FET, and
a second transconductance amplifier configured to drive each of (i) the gate of the second FET and (ii) the second tank capacitor, via an output current of the second transconductance amplifier.

### Claim 5 (depends on 4)

The active inductor assembly of claim 4, wherein:
the first transconductance amplifier is configured such that a magnitude of the output current of the first transconductance amplifier is limited to a first predetermined saturation current value, such that an effective inductance of the first active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal; and
the second transconductance amplifier is configured such that a magnitude of the output current of the second transconductance amplifier is limited to a second predetermined saturation current value, such that an effective inductance of the second active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal.

### Claim 6 (depends on 4)

The active inductor assembly of claim 4, wherein:
the first transconductance amplifier is configured to generate the output current of the first transconductance amplifier in response to a difference between (i) a first reference voltage value and a (ii) a voltage associated with the voltage drop across the first pass element; and
the second transconductance amplifier is configured to generate the output current of the second transconductance amplifier in response to a difference between (i) a second reference voltage value and a (ii) a voltage associated with the voltage drop across the second pass element.

### Claim 7

A station for a data over power (DoP) system, the station comprising:
a positive power rail;
a negative power rail;
a first port configured to electrically couple the station to a first electrical conductor of the DoP system;
a second port configured to electrically couple the station to a second electrical conductor of the DoP system;
a first active inductor, the first active inductor including:
a first pass element electrically coupled between the positive power rail and the first port, and
first control circuitry configured to control the first pass element such that:
the first pass element emulates a first inductor in response to a change in voltage across the first pass element, and
the first pass element regulates a voltage drop across the first pass element to a first predetermined value during steady-state operation of the first active inductor; and
a second active inductor, the second active inductor including:
a second pass element electrically coupled between the negative power rail and the second port, and
second control circuitry configured to control the second pass element such that:
the second pass element emulates a second inductor in response to a change in voltage across the second pass element, and
the second pass element regulates a voltage drop across the second pass element to a second predetermined value during steady-state operation of the second active inductor.

### Claim 8 (depends on 7)

The station of claim 7, further comprising a power supply electrically coupled between the positive power rail and the negative power rail.

### Claim 9 (depends on 7)

The station of claim 7, further comprising a load electrically coupled between the positive power rail and the negative power rail.

### Claim 10 (depends on 7)

The station of claim 7, further comprising:
a transceiver;
a first data coupling capacitor configured to electrically couple a first component of a data signal between the transceiver and the first port; and
a second data coupling capacitor configured to electrically couple a second component of the data signal between the transceiver and the second port.

### Claim 11 (depends on 7)

The station of claim 7, wherein:
the first pass element comprises a first enhancement mode, field effect transistor (first FET);
the first control circuitry is configured to control the first pass element at least partially by driving a gate of the first FET;
the second pass element comprises a second enhancement mode, field effect transistor (second FET); and
the second control circuitry is configured to control the second pass element at least partially by driving a gate of the second FET.

### Claim 12 (depends on 11)

The station of claim 11, wherein:
the first control circuitry comprises:
a first tank capacitor electrically coupled to the gate of the first FET, and
a first transconductance amplifier configured to drive each of (i) the gate of the first FET and (ii) the first tank capacitor, via an output current of the first transconductance amplifier; and
the second control circuitry comprises:
a second tank capacitor electrically coupled to the gate of the second FET, and
a second transconductance amplifier configured to drive each of (i) the gate of the second FET and (ii) the second tank capacitor, via an output current of the second transconductance amplifier.

### Claim 13 (depends on 12)

The station of claim 12, wherein:
the first transconductance amplifier is configured such that a magnitude of the output current of the first transconductance amplifier is limited to a first saturation current value, such that an effective inductance of the first active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal; and
the second transconductance amplifier is configured such that a magnitude of the output current of the second transconductance amplifier is limited to a second saturation current value, such that an effective inductance of the second active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal.

### Claim 14 (depends on 12)

The station of claim 12, wherein:
the first transconductance amplifier is configured to generate the output current of the first transconductance amplifier in response to a difference between (i) a first reference voltage value and a (ii) a voltage associated with the voltage drop across the first pass element; and
the second transconductance amplifier is configured to generate the output current of the second transconductance amplifier in response to a difference between (i) a second reference voltage value and a (ii) a voltage associated with the voltage drop across the second pass element.

### Claim 15 (depends on 7)

The station of claim 7, wherein the first pass element is electrically coupled to the first port via a current control device configured to limit flow of current therethrough to a single direction.

### Claim 16 (depends on 7)

The station of claim 7, further comprising a bridge rectifier, wherein:
the first pass element is electrically coupled to each of the first port and the second port via the bridge rectifier; and
the second pass element is electrically coupled to each of the first port and the second port via the bridge rectifier.

### Claim 17

A method for electronically emulating inductance in a station of a data over power (DoP) system, the method comprising:
controlling a first transistor of a first active inductor to (i) regulate a voltage drop across the first transistor to a first predetermined value during steady-state operation of the first active inductor and (ii) emulate an inductor in response to a change in voltage across the first transistor, the first transistor being electrically coupled between a positive power rail of the station and a first electrical conductor of the DoP system; and
controlling a second transistor of a second active inductor (i) regulate a voltage drop across the second transistor to a second predetermined value during steady-state operation of the second active inductor and (ii) emulate an inductor in response to a change in voltage across the second transistor, the second transistor being electrically coupled between a negative power rail of the station and a second electrical conductor of the DoP system.

### Claim 18 (depends on 17)

The method of claim 17, wherein:
the first transistor comprises a first field effect transistor (first FET);
the second transistor comprises a second field effect transistor (second FET);
controlling the first transistor comprises driving each of (i) a gate of the first FET and (ii) a first tank capacitor, via an output current of a first transconductance amplifier; and
controlling the second transistor comprises driving each of (i) a gate of the second FET and (ii) a second tank capacitor, via an output current of a second transconductance amplifier.

### Claim 19 (depends on 18)

The method of claim 18, further comprising:
limiting magnitude of the output current of the first transconductance amplifier to a first predetermined saturation current value, such that an effective inductance of the first active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal; and
limiting magnitude of the output current of the second transconductance amplifier to a second predetermined saturation current value, such that an effective inductance of the second active inductor is greater when the DoP system is transmitting a data signal than when the DoP system is not transmitting a data signal.

### Claim 20 (depends on 17)

The method of claim 17, wherein:
the first transistor is electrically coupled to the first electrical conductor of the DoP system via one or more first diodes; and
the second transistor is electrically coupled to the second electrical conductor of the DoP system via one or more second diodes.