Pulse generation circuit

Abstract

Provided is a pulse generation circuit that receives a clock signal and outputs a delayed pulse signal, including: a first delay-locked loop circuit that receives the clock signal and generates a first delay signal obtained by delaying the clock signal; a second delay-locked loop circuit that generates a second delay signal with reference to the first delay signal; and an output circuit that outputs the delayed pulse signal according to the first delay signal and the second delay signal. The second delay-locked loop circuit may have: a second charge pump that outputs a current according to the clock signal and the delayed pulse signal; and a second delay circuit that outputs the second delay signal obtained by delaying the clock signal according to a current output by the second charge pump.

Dependencies are inferred from the claim text.