# US 12,603,036 B2 · Driving circuit and display device

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,603,036 B2
- Document ID: US12603036B2
- Status: Granted
- Kind: B2
- Application number: 19/203,428
- Filed: 2025-05-09
- Published: 2025-12-18
- Granted: 2026-04-14
- Earliest claimed: 2024-06-17
- Assignees: Sharp Display Technology Corporation
- Applicants: Sharp Display Technology Corporation
- Inventors: Masafumi Sugino; Hajime Imai; Tatsuya Kawasaki; Yohei Takeuchi; Kengo Hara
- Web page: https://patentgrep.com/patent/US12603036B2

## CPC

- G09G 3/2092: {Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165)}
- G09G 2310/0267: Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A driving circuit includes a first transistor outputting a drive signal, and a third transistor supplied with a reset signal. A source electrode of the first transistor is supplied with a first clock signal. A source electrode of the third transistor is supplied with a second clock signal. The second clock signal has a phase different from a phase of the first clock signal. The second clock signal has a voltage that remains at a high level for a time period from a start point to an end point within a time period throughout which a potential of a node is higher than a gate-on voltage of the third transistor. The start point is prior to a time point of supplying the reset signal. The end point falls between the time point of supplying the reset signal and a time point of stopping supplying the reset signal.

## Claims

### Claim 1

A driving circuit, having a plurality of stages and supplying a drive signal to scanning signal lines in a scanning signal line group in response to supplying a first clock signal and a second clock signal, the driving circuit comprising:
a first unit circuit forming one of the stages and outputting the drive signal to one of the scanning signal lines in the scanning signal line group,
wherein the first unit circuit includes:
a node;
a first transistor that outputs the drive signal to the scanning signal line, with a gate electrode of the first transistor connected to the node, a source electrode of the first transistor supplied with the first clock signal and a drain electrode of the first transistor connected to the scanning signal line;
a second transistor that is supplied with a set signal for the first unit circuit, with a gate electrode of the second transistor supplied with the set signal and a drain electrode of the second transistor connected to the node;
a third transistor that is supplied with a reset signal for the first unit circuit, with a gate electrode of the third transistor supplied with the reset signal and a drain electrode of the third transistor connected to the node, wherein the second clock signal has a phase different from a phase of the first clock signal, and has a voltage remaining at a high level for a time period from a start point to an end point, the start point being prior to a time point of supplying the reset signal and within a time period throughout which a potential of the node is higher than a gate-on voltage of the third transistor and the end point falling between the time point of supplying the reset signal and a time point of stopping supplying the reset signal, and
wherein the third transistor is configured to receive the second clock signal at a source electrode of the third transistor.

### Claim 2 (depends on 1)

The driving circuit according to claim 1 further comprises a second unit circuit that outputs a drive signal in response to the supplying of the second clock signal.

### Claim 3 (depends on 2)

The driving circuit according to claim 2 further comprises a third unit circuit that outputs a drive signal in response to supplying of a third clock signal, the third clock signal having a phase different from the phase of the first clock signal and a phase of the second clock signal,
wherein the second unit circuit includes a fourth transistor that is supplied with a second-unit-circuit reset signal, with a gate electrode of the fourth transistor supplied with the second-unit-circuit reset signal and a source electrode of the fourth transistor supplied with the third clock signal.

### Claim 4 (depends on 1)

A display device comprising:
the driving circuit according to claim 1; and
a substrate where the scanning signal line group is mounted.