Finite state machine-based bit-stream generator for low-discrepancy stochastic computing
AssigneeUniversity of Louisiana at Lafayette
InventorsMohammadhassan Najafi, Mohsen Imani, Sina Asadi
Life of this patent
Estimating the term…
Abstract
Disclosed herein is a finite state machine-based low-discrepancy bit-stream generator that support generation of any number of independent low-discrepancy bit-streams. Here, the order of bit selection by the FSM of the bit-stream generator is determined based on the distribution of numbers in the Sobol sequences. An independent LD bit-stream is generated by setting up the FSM using a different Sobol sequence. The available space can then be used to improve fault tolerance.
Claims1
A finite state machine for generating a bit stream for a stochastic computing system comprising a 2n-state finite state machine, wherein the finite state machine is set up using the following steps:
- (a) inputting a Sobol sequence to the finite state machine, wherein the Sobol sequence comprises one or more Sobol numbers;
- (b) causing Sk to represent a kth number of the inputted Sobol sequence;
- (c) causing if (2m−1−1)/2m−≤Sk<(2m−1)/2m (where m=1, 2, . . . , n), xn−m or an (n−m)th bit of a binary input X should be selected by the finite state machine;
- wherein m comprises an integer number between 1 to n;
- and
- wherein n comprises the Sobol sequence's data precision;
- (d) wherein the finite state machine is implemented in hardware as part of a stochastic computing system, providing a practical application of the mathematical model in a computing environment;
- wherein the output of the finite state machine is processed by a one-hot encoder;
- wherein the outputs of the one-hot encoder are received as inputs by a probability conversion circuit;
- and
- wherein the probability conversion circuit comprises:
- at least two AND gates;
- and
- at least one OR gate.
Dependencies are inferred from the claim text.