Data validation and correction using hybrid parity and error correcting codes
AssigneeFrontgrade Gaisler AB
InventorMagnus Hjorth
Life of this patent
Estimating the term…
Loading patent…
AssigneeFrontgrade Gaisler AB
InventorMagnus Hjorth
Estimating the term…
This application is directed to protecting a data item by storing data bits with integrity bits. The data bits are assigned into a second number of data sets. Data bits of each data set are combined to determine a third number of respective coding bits based on a respective coding pattern. The integrity bits include a set of single-bit error correcting (SEC) code bits and a set of parity bits. Each SEC code bit is a combination of a respective bit of the third number of respective coding bits of each of the second number of data sets, and each parity bit is a combination of a respective subset of SEC code bits and data bits in a respective one of the second number of data sets. These integrity bits are stored with the first number of data bits in a memory for protecting the data item.
An electronic device, comprising:
A method of correcting data errors, the method comprising:
Dependencies are inferred from the claim text.