Fault-resilient software-defined persistent memory system
AssigneeDell Products L.P.
InventorsWei Liu, Ching-Lung Chao, Shih-Hao Wang, William Tuccio
Life of this patent
Estimating the term…
Loading patent…
AssigneeDell Products L.P.
InventorsWei Liu, Ching-Lung Chao, Shih-Hao Wang, William Tuccio
Estimating the term…
A fault-resilient software-defined persistent memory system includes a chassis, a volatile memory system that is housed in the chassis, and a Basic Input/Output System (BIOS) that is housed in the chassis and coupled to the volatile memory system. The BIOS defines a Fault Resilient Mode (FRM) primary data storage zone and a FRM mirrored data storage zone in the volatile memory system. The BIOS also defines a Software-Defined Persistent Memory (SDPM) zone in the volatile memory system that at least partially overlaps with the FRM primary data storage zone. A memory controller subsystem in the volatile memory system receives a write request to write data to the SDPM zone and, in response to receiving the write request, writes the data to the SDPM zone. The memory controller subsystem then writes the data that was written to the SDPM zone to the FRM mirrored data storage zone.
A fault-resilient software-defined persistent memory system, comprising:
A volatile memory system, including:
A method for providing a fault-resilient software-defined persistent memory system in a computing device, comprising:
Dependencies are inferred from the claim text.