Control of power state in computer processor
AssigneeIntel Corporation
InventorsSagar C. Pawar, Pannerkumar Rajagopal, Raghavendra Nagaraj, Ovais F. Pir, Prakash Pillai
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsSagar C. Pawar, Pannerkumar Rajagopal, Raghavendra Nagaraj, Ovais F. Pir, Prakash Pillai
Estimating the term…
In an embodiment, a processor may include processing circuits to execute instructions. The processor may also include at least one circuit to: detect a management mode trigger event during operation of the processor in a first power state, the management mode trigger event to initiate a management mode in the processor; in response to a detection of the management mode trigger event, switch the processor from the first power state to a second power state; and after a switch of the processor from the first power state to the second power state, initiate the management mode in the processor. Other embodiments are described and claimed.
A processor, comprising:
A machine-readable non-transitory medium having stored thereon instructions, which when executed by at least one machine, cause the at least one machine to:
A system, comprising:
Dependencies are inferred from the claim text.