Multi-chip package with enhanced conductive layer adhesion
AssigneeMicron Technology, Inc.
InventorsHong Wan Ng, Seng Kim Ye, Kelvin Aik Boo Tan, Chin Hui Chong
Life of this patent
Estimating the term…
Abstract
Methods, systems, and devices for multi-chip package with enhanced conductive layer adhesion are described. In some examples, a conductive layer (e.g., a conductive trace) may be formed above a substrate. An integrated circuit may be bonded to the conductive layer and an encapsulant may be deposited at least between the integrated circuit and the conductive layer. In some examples, one or more surface features or one or more recesses may be formed on or within the conductive layer and the encapsulant may adhere to the surface features or recesses.
Claims17
An apparatus, comprising:
- a circuit board comprising:
- a substrate layer;
- an encapsulant;
- and
- a conductive layer disposed on the substrate layer and in contact with the encapsulant, the conductive layer comprising a plurality of surface features, the conductive layer comprising a first surface and a third surface, the third surface in contact with the substrate layer, wherein each of the plurality of surface features comprises a respective portion of a second surface of the conductive layer that extends above the first surface, wherein the second surface of the conductive layer is offset from the first surface of the conductive layer along a first dimension, the plurality of surface features configured to increase adhesion between the conductive layer and the encapsulant.
An apparatus, comprising:
- a circuit board comprising:
- a substrate layer;
- an encapsulant;
- a conductive layer disposed on the substrate layer and in contact with the encapsulant, the conductive layer comprising a plurality of recesses configured to increase adhesion between the conductive layer and the encapsulant, the conductive layer comprising a first surface and a second surface that is offset from the first surface along a first dimension, wherein each recess of the plurality of recesses comprises a respective portion of the second surface of the conductive layer;
- and
- an integrated circuit coupled with a first surface of the conductive layer via a plurality of chip connections, wherein the integrated circuit is above the conductive layer and the encapsulant extends between the integrated circuit and the conductive layer in a vertical direction, and wherein the vertical direction is perpendicular to a plane defined by the substrate layer.
A method, comprising:
- forming a substrate layer;
- forming a layer of a conductive material above a first surface of the substrate layer, the layer of the conductive material comprising a plurality of traces;
- forming, on a first surface of one or more of the plurality of traces of the conductive material, a plurality of features of the conductive material, wherein each feature of the plurality of features comprises a second surface that is noncoplanar with the first surface of one or more of the plurality of traces of the conductive material, wherein at least a portion of the first surface is exposed after forming the plurality of features, wherein forming the plurality of features comprises:
- depositing the conductive material above the first surface of one or more of the plurality of traces of the conductive material;
- and
- attaching, via a plurality of chip interconnections, an integrated circuit to a subset of the plurality of traces;
- and
- depositing an encapsulant above the first surface of the substrate layer, wherein the encapsulant is in contact with at least a portion of the integrated circuit, the first surface of one or more of the plurality of traces of the conductive material, and the second surface of each feature of the plurality of features.
Dependencies are inferred from the claim text.