# US 12,592,209 B2 · Multiplexed display panel preventing surface noise generated during switching of switching transistor, multiplexed display device, and driving method for multiplexed display panel

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,592,209 B2
- Document ID: US12592209B2
- Status: Granted
- Kind: B2
- Application number: 18/959,687
- Filed: 2024-11-26
- Published: 2025-03-13
- Granted: 2026-03-31
- Earliest claimed: 2021-12-16
- Assignees: Wuhan China Star Optoelectronics Technology Co., Ltd.
- Applicants: Wuhan China Star Optoelectronics Technology Co., Ltd.
- Inventors: Jian Tao; Shuai Feng; Yafeng Li; Zhong Peng; Jian He
- Web page: https://patentgrep.com/patent/US12592209B2

## CPC

- G09G 3/3677: {suitable for active matrices only}
- G09G 3/3688: {suitable for active matrices only}
- G09G 2300/0426: Layout of electrodes and connections
- G09G 2310/0297: Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A multiplexed display panel includes sub-pixels, gate line, data lines, and a demultiplexer. The demultiplexer includes input channels each provided with switching transistors and fanout lines. Each fanout line is correspondingly connected to one data line by one switching transistor to provide one data signal to the one data line. The one switching transistor corresponding to each input channel is controlled by a same control signal. While each gate line scans one row of the sub-pixels, when a rising edge of the control signal reaches an amplitude, and at a moment when the one switching transistor is controlled by the control signal to be on, the demultiplexer is configured to make a difference between a potential reached by a rising edge of one fanout line correspondingly connected to the one data line and a potential of the one data line to be less than a preset threshold.

## Claims

### Claim 1

A multiplexed display panel, comprising:
a plurality of sub-pixels arranged in an array;
a plurality of gate lines configured to scan a plurality of rows of the plurality of sub-pixels;
a plurality of data lines configured to input data signals to a plurality of columns of the plurality of sub-pixels; and
a demultiplexer comprising a plurality of input channels configured to provide the data signals to the plurality of data lines,
wherein each of the plurality of input channels is provided with a plurality of switching transistors and a plurality of fanout lines, each of the plurality of fanout lines is correspondingly connected to one data line of the plurality of data lines by one switching transistor of the plurality of switching transistors to provide one data signal of the data signals to the one data line, and the one switching transistor corresponding to each of the plurality of input channels is controlled by a same control signal to be switched on and switched off; and
wherein while each of the plurality of gate lines scans one row of the plurality of sub-pixels, and when a rising edge of the control signal reaches an amplitude and at a moment when the one switching transistor corresponding to each of the plurality of input channels is controlled to be switched on by the control signal, the demultiplexer is configured to make a difference between a potential reached by a rising edge of one fanout line of the plurality of fanout lines correspondingly connected to the one data line and a potential of the one data line to be less than a preset threshold.

### Claim 2 (depends on 1)

The multiplexed display panel of claim 1, wherein the demultiplexer is further configured to, after a falling edge of the control signal reaches zero (0), adjust the potential of the one fanout line to zero (0) from the potential of the one data line.

### Claim 3 (depends on 1)

The multiplexed display panel of claim 1, wherein the demultiplexer is further configured to, after a falling edge of the control signal reaches zero (0), adjust a falling edge of the one fanout line to zero (0) before a rising edge of another control signal subsequent to the control signal reaches the amplitude.

### Claim 4 (depends on 1)

The multiplexed display panel of claim 1, wherein the demultiplexer is configured to, before the rising edge of the control signal reaches the amplitude, adjust the rising edge of the one fanout line from zero (0) to the potential of the one data line in advance.

### Claim 5 (depends on 1)

The multiplexed display panel of claim 1, wherein the demultiplexer is configured to, before the rising edge of the control signal reaches the amplitude, reduce a duration that the rising edge of the one fanout line reaches the potential of the one data line from zero (0).

### Claim 6 (depends on 5)

The multiplexed display panel of claim 5, wherein the duration that the rising edge of the one fanout line reaches the potential of the one data line from zero (0) ranges from 0.6 μs to 0.8 μs.

### Claim 7 (depends on 1)

The multiplexed display panel of claim 1, wherein the demultiplexer is configured to prolong a duration that the rising edge of the control signal reaches the amplitude from zero (0).

### Claim 8 (depends on 7)

The multiplexed display panel of claim 7, wherein the duration that the rising edge of the control signal reaches the amplitude from zero (0) ranges from 0.3 μs to 0.4 μs.

### Claim 9 (depends on 1)

The multiplexed display panel of claim 1, further comprising a source driving module, wherein the demultiplexer is configured to control a potential and timing of each of the data signals by the source driving module.

### Claim 10 (depends on 1)

The multiplexed display panel of claim 1, wherein the preset threshold is 0.1 V.

### Claim 11

A multiplexed display device, comprising the multiplexed display panel, and the multiplexed display panel comprising:
a plurality of sub-pixels arranged in an array;
a plurality of gate lines configured to scan a plurality of rows of the plurality of sub-pixels;
a plurality of data lines configured to input data signals to a plurality of columns of the plurality of sub-pixels; and
a demultiplexer comprising a plurality of input channels configured to provide the data signals to the plurality of data lines,
wherein each of the plurality of input channels is provided with a plurality of switching transistors and a plurality of fanout lines, each of the plurality of fanout lines is correspondingly connected to one data line of the plurality of data lines by one switching transistor of the plurality of switching transistors to provide one data signal of the data signals to the one data line, and the one switching transistor corresponding to each of the plurality of input channels is controlled by a same control signal to be switched on and switched off; and
wherein while each of the plurality of gate lines scans one row of the plurality of sub-pixels, and when a rising edge of the control signal reaches an amplitude and at a moment when the one switching transistor corresponding to each of the plurality of input channels is controlled to be switched on by the control signal, the demultiplexer is configured to make a difference between a potential reached by a rising edge of one fanout line of the plurality of fanout lines correspondingly connected to the one data line and a potential of the one data line to be less than a preset threshold.

### Claim 12

A driving method for a multiplexed display panel, the multiplexed display panel comprising:
a plurality of sub-pixels arranged in an array;
a plurality of gate lines configured to scan a plurality of rows of the plurality of sub-pixels;
a plurality of data lines configured to input data signals to a plurality of columns of the plurality of sub-pixels; and
a demultiplexer comprising a plurality of input channels configured to provide the data signals to the plurality of data lines, wherein each of the plurality of input channels is provided with a plurality of switching transistors and a plurality of fanout lines, each of the plurality of fanout lines is correspondingly connected to one data line of the plurality of data lines by one switching transistor of the plurality of switching transistors to provide one data signal of the data signals to the one data line, and the one switching transistor corresponding to each of the plurality of input channels is controlled by a same control signal to be switched on and switched off; and
wherein the driving method comprises steps of:
scanning the plurality of sub-pixels row by row via the plurality of gate lines; and
while each of the plurality of gate lines scans one row of the plurality of sub-pixels, and when a rising edge of the control signal reaches an amplitude and at a moment when the one switching transistor corresponding to each of the plurality of input channels is controlled to be switched on by the control signal, making a difference between a potential reached by a rising edge of one fanout line of the plurality of fanout lines correspondingly connected to the one data line and a potential of the one data line to be less than a preset threshold.

### Claim 13 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the driving method further comprises the step:
after a falling edge of the control signal reaches zero (0), adjusting the potential of the one fanout line from the potential of the one data line via the demultiplexer.

### Claim 14 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the driving method further comprises the step:
after a falling edge of the control signal reaches zero (0), adjusting a falling edge of the one fanout line to zero (0) via the demultiplexer before a rising edge of another control signal subsequent to the control signal reaches the amplitude.

### Claim 15 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the said making the difference between the potential reached by the rising edge of the one fanout line and the potential of the one data line to be less than the preset threshold, further comprises the step:
before the rising edge of the control signal reaches the amplitude, adjusting the rising edge of the one fanout line from zero (0) to the potential of the one data line in advance.

### Claim 16 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the said making the difference between the potential reached by the rising edge of the one fanout line and the potential of the one data line to be less than the preset threshold, further comprises the step:
before the rising edge of the control signal reaches the amplitude, reducing a duration that the rising edge of the one fanout line reaches the potential of the one data line from zero (0) via the demultiplexer.

### Claim 17 (depends on 16)

The driving method for the multiplexed display panel of claim 16, wherein the duration that the rising edge of the one fanout line reaches the potential of the one data line from zero (0) ranges from 0.6 μs to 0.8 μs.

### Claim 18 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the said making the difference between the potential reached by the rising edge of the one fanout line and the potential of the one data line to be less than the preset threshold, further comprises the step:
prolonging a duration that the rising edge of the control signal reaches the amplitude from zero (0).

### Claim 19 (depends on 18)

The driving method for the multiplexed display panel of claim 18, wherein the duration that the rising edge of the control signal reaches the amplitude from zero (0) ranges from 0.3 μs to 0.4 μs.

### Claim 20 (depends on 12)

The driving method for the multiplexed display panel of claim 12, wherein the preset threshold is 0.1 V.
