Method of manufacturing semiconductor structure with spacer on photoresist layer
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChin-Ta Chen, Han-Wei Wu, Yuan-Hsiang Lung, Hua-Tai Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsChin-Ta Chen, Han-Wei Wu, Yuan-Hsiang Lung, Hua-Tai Lin
Estimating the term…
A method includes depositing a dielectric layer over a semiconductor substrate; forming a first photoresist layer over the dielectric layer; patterning the first photoresist layer to form through holes, such that a first portion of the first photoresist layer between a first one and a second one of the through holes has a less height than a second portion of the first photoresist layer between the first one and a third one of the through holes; forming a spacer on the first portion of the first photoresist layer; performing an etching process on the dielectric layer to form via holes while the spacer remains covering the first portion of the first photoresist layer; forming a plurality of metal vias in the via holes.
A method, comprising:
A method, comprising:
A method, comprising:
Dependencies are inferred from the claim text.