Power management system with distributed error feedback
AssigneeCirrus Logic, Inc.
InventorZhong You
Life of this patent
Estimating the term…
Abstract
A power management integrated circuit (PMIC) may have a loop controller configured to receive a first error signal from a first driver IC having a first driver powered from a supply voltage and configured to drive a first output signal responsive to a first input signal and a first error detector configured to generate the first error signal based between the supply voltage as detected locally to the first driver IC and a first reference voltage associated with the first driver, receive a second error signal from a second driver IC analogous to the first driver IC, and regulate the supply voltage based on the first and second error signals.
Claims9
A system comprising:
- a first driver integrated circuit (IC) comprising:
- a first driver powered from a supply voltage and configured to drive a first output signal responsive to a first input signal;
- and
- a first error detector configured to generate a first error signal based between the supply voltage as detected locally to the first driver IC and a first reference voltage associated with the first driver;
- a second driver IC comprising:
- a second driver powered from the supply voltage and configured to drive a second output signal responsive to a second input signal;
- and
- a second error detector configured to detect a second error signal between the supply voltage as detected locally to the second driver IC and a second reference voltage associated with the second driver;
- and
- a power management integrated circuit (PMIC) comprising:
- circuitry configured to generate the supply voltage;
- and
- a loop controller configured to:
- receive the first error signal and the second error signal;
- and
- regulate the supply voltage based on the first error signal and the second error signal.
A method comprising:
- generating a supply voltage with a power management integrated circuit (PMIC);
- receiving, by a loop controller of the PMIC, a first error signal from a first driver integrated circuit (IC) having a first driver powered from the supply voltage and configured to drive a first output signal responsive to a first input signal and a first error detector configured to generate the first error signal based between the supply voltage as detected locally to the first driver IC and a first reference voltage associated with the first driver;
- receiving, by the loop controller, a second error signal from a second driver IC comprising a second driver powered from the supply voltage and configured to drive a second output signal responsive to a second input signal and a second error detector configured to detect the second error signal between the supply voltage as detected locally to the second driver IC and a second reference voltage associated with the second driver;
- and
- regulating, by the loop controller, the supply voltage based on the first error signal and the second error signal.
A power management integrated circuit (PMIC) comprising:
- circuitry configured to generate a supply voltage;
- and
- a loop controller configured to:
- receive a first error signal from a first driver integrated circuit (IC) having a first driver powered from the supply voltage and configured to drive a first output signal responsive to a first input signal and a first error detector configured to generate the first error signal based between the supply voltage as detected locally to the first driver IC and a first reference voltage associated with the first driver;
- receive a second error signal from a second driver IC comprising a second driver powered from the supply voltage and configured to drive a second output signal responsive to a second input signal and a second error detector configured to detect the second error signal between the supply voltage as detected locally to the second driver IC and a second reference voltage associated with the second driver;
- and
- regulate the supply voltage based on the first error signal and the second error signal.
Dependencies are inferred from the claim text.