Floating-point conversion with denormalization
AssigneeInternational Business Machines Corporation
InventorsMichael Klein, Petra Leber, Cedric Lichtenau, Stefan Payer, Kerstin Claudia Schelm
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsMichael Klein, Petra Leber, Cedric Lichtenau, Stefan Payer, Kerstin Claudia Schelm
Estimating the term…
A method, computer program, and computer system are provided for floating-point conversion with denormalization in a single clock cycle. An input floating-point number corresponding to an input data type is received. An exponent value and a fraction value are extracted from the received input floating-point number. A biasing constant associated with converting the received input floating-point number from the input data type to an output data type is determined. The exponent value is biased based on the biasing constant. The fraction value is converted to the output data type based on a denormalization constant associated with the extracted exponent value and the determined biasing constant. Biasing the exponent value and converting the fraction value occurs in a single clock cycle based on performing these actions in parallel. A floating-point number is output in the output data type corresponding to the converted fraction value and the biased exponent value.
A method of floating-point conversion with denormalization in a single clock cycle, the method executable by a processor, the method comprising:
A computer system for floating-point conversion with denormalization in a single clock cycle, the computer system comprising:
A non-transitory computer readable medium having stored thereon a computer program for floating-point conversion with denormalization in a single clock cycle, the computer program configured to cause one or more computer processors to:
Dependencies are inferred from the claim text.