Memory with cache-coherent interconnect
AssigneeSamsung Electronics Co., Ltd.
InventorsKrishna Teja Malladi, Andrew Chang, Ehsan M. Najafabadi
Life of this patent
Estimating the term…
Abstract
A system and method for managing memory resources. In some embodiments the system includes a first server, including a stored-program processing circuit, a first network interface circuit, and a first memory module. The first memory module may include a first memory die, and a controller. The controller may be connected to the first memory die through a memory interface, to the stored-program processing circuit through a cache-coherent interface, and to the first network interface circuit.
Claims20
A system, comprising:
- a first server, comprising:
- a stored-program processing circuit,
- a first network interface circuit, and
- a first memory module,
- wherein:
- the first memory module comprises:
- a first memory die, and
- a controller,
- the controller being connected:
- to the first memory die through a memory interface,
- to the stored-program processing circuit through a cache-coherent interface, and
- to the first network interface circuit,
- the controller being external to the first network interface circuit, and being configured to convert a network packet from the cache-coherent interface to a data suitable for the memory interface, and
- the first network interface circuit being compatible with the cache-coherent interface, and being external to a portion of the cache-coherent interface that connects the controller to the stored-program processing circuit.
A method for performing remote direct memory access in a computing system, the computing system comprising:
- a first server and a second server,
- the first server comprising:
- a stored-program processing circuit,
- a first network interface circuit, and
- a first memory module comprising a controller and a memory interface,
- the controller being external to the first network interface circuit, being connected to the stored-program processing circuit through a cache-coherent interface, and being configured to convert a network packet from the cache-coherent interface to a data suitable for the memory interface, and
- the first network interface circuit being compatible with the cache-coherent interface, and being external to a portion of the cache-coherent interface that connects the controller to the stored-program processing circuit,
- the method comprising:
- receiving, by the controller of the first memory module, a remote direct memory access (RDMA) request;
- and
- sending, by the controller of the first memory module, a RDMA response.
A system, comprising:
- a first server, comprising:
- a stored-program processing circuit,
- a first network interface circuit, and
- a first memory module,
- wherein:
- the first memory module comprises:
- a first memory die, and
- controller means,
- the controller means being connected:
- to the first memory die through a memory interface,
- to the stored-program processing circuit through a cache-coherent interface, and
- to the first network interface circuit,
- the controller means being external to the first network interface circuit, and being configured to convert a network packet from the cache-coherent interface to a data suitable for the memory interface, and
- the first network interface circuit being compatible with the cache-coherent interface, and being external to a portion of the cache-coherent interface that connects the controller means to the stored-program processing circuit.
Dependencies are inferred from the claim text.