Back to results
US 12,572,474 B2Granted
Sparsity compression for increased cache capacity
AssigneeAdvanced Micro Devices, Inc.
InventorsGregg Donley, Chintan S. Patel, Vydhyanathan Kalyanasundharam
Life of this patent
Estimating the term…
Abstract
The disclosed computer-implemented method includes configuring a cache with a cache addressing scheme that increases a capacity of each entry of the cache, compressing a data segment for storing in the cache, and storing metadata of the compression in the cache with the compressed data segment. Various other methods, systems, and computer-readable media are also disclosed.
Claims19
A device comprising:
- a cache;
- and
- a controller configured to:
- configure a cache with a cache addressing scheme that allows storing multiple compressed entries into an entry of the cache corresponding to an uncompressed entry size;
- compress a data segment for storing in the cache;
- and
- store, as one of the multiple compressed entries in the entry of the cache, the compressed data segment with metadata of the compression appended to an end of the compressed data segment, wherein the metadata represents index locations within the data segment at which zero values appeared in the data segment prior to compression.
4 more elements
A system comprising:
- a cache;
- a compression circuit;
- and
- a controller configured to:
- configure the cache with a cache addressing scheme that allows storing multiple compressed entries into an entry of the cache correspond to an uncompressed entry size;
- compress, using the compression circuit, a data segment for storing in the cache;
- append metadata of the compression to an end of the compressed data segment, wherein the metadata represents index locations within the data segment at which zero values appeared in the data segment prior to compression;
- and
- store the compressed data segment and the metadata as one of the multiple compressed entries in the cache entry based on the cache addressing scheme.
6 more elements
A method comprising:
- configuring a cache with a cache addressing scheme that allows storing multiple compressed entries into an entry of the cache corresponding to an uncompressed entry size;
- compressing, using a compression circuit, a data segment for storing in the cache;
- storing, as one of the multiple compressed entries in the entry of the cache based on the cache addressing scheme, the compressed data segment with metadata of the compression appended to an end of the compressed data segment, wherein the metadata represents index locations within the data segment at which zero values appeared in the data segment prior to compression;
- and
- decompressing, using a decompression circuit, the compressed data segment for reading the data segment.
2 more elements
Dependencies are inferred from the claim text.