Analyzing bit error data to determine a root cause of errors in a digital system
AssigneeEXFO Taiwan Inc.
InventorJean Khayrallah
Life of this patent
Estimating the term…
Loading patent…
AssigneeEXFO Taiwan Inc.
InventorJean Khayrallah
Estimating the term…
Systems and methods are provided for detecting bit errors and further processing bit error information. A method, according to one implementation, includes the step of receiving a binary test sequence pattern generated by a pattern generator at an input to a digital communications system under test, wherein the binary test sequence pattern includes a plurality of sub-patterns. The method also includes the step of receiving an output binary sequence from an output of the digital communications system. Also, the method includes comparing the binary test sequence pattern with the output binary sequence to detect bit errors. Based on correlation characteristics between the bit errors and each of the sub-patterns, the method also includes the step of determining whether the bit errors are caused by random factors or are caused by deterministic factors associated with the digital communications system.
A method comprising steps of:
An error testing device comprising:
A non-transitory computer-readable medium configured to store an error data analysis unit having computer logic that, when executed, enable one or more processing devices to:
Dependencies are inferred from the claim text.