LGA socket pins for improved differential signaling performance
AssigneeIntel Corporation
InventorsXiang Li, Shaohua Li, Landon Hanks, Kai Xiao, Mo Liu, Jingbo Li
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsXiang Li, Shaohua Li, Landon Hanks, Kai Xiao, Mo Liu, Jingbo Li
Estimating the term…
An apparatus and method for reducing differential cross-talk in a pin arrangement of a socket are described. Socket pins within a differential pair use a modified shape to tighten the intra-pair pin coupling to reduce the crosstalk without changing the pin map. The middle vertical segment of one pin of a diagonally adjacent differential pin pair is modified to be closer to the other pin than other corresponding locations of the pins. The spring beam that extends from the middle vertical segment of the one pin is modified to accommodate the package landing pad that the spring beam contacts to maintain a uniform pitch.
An apparatus for a socket, the apparatus comprising a pin arrangement in the socket, the pin arrangement including an adjacent differential pin pair comprising a front pin and a rear pin that have substantially similar shapes, the adjacent differential pin pair having a distance between corresponding locations of the front and rear pins that varies with location on the front and rear pins,
An apparatus for a Peripheral Component Interconnect Express (PCIe) 5th Generation (Gen5.0) or later socket, the apparatus comprising a pin arrangement in the socket, the pin arrangement including a plurality of differential pin pairs that include transmit pairs and receive pairs, one of the differential pin pairs comprising an adjacent differential pin pair for high speed communications, the adjacent differential pin pair including a front pin and a rear pin, the adjacent differential pin pair having middle vertical sections that are substantially closer to each other than other corresponding sections of the adjacent differential pin pair are to each other,
A method of fabricating a Peripheral Component Interconnect Express (PCIe) 5th Generation (Gen5.0) or later socket, the method comprising:
Dependencies are inferred from the claim text.