Scalable data structure for aggregating BMC input and output over serdes for data center and server nodes system and method
AssigneeLattice Semiconductor Corporation
InventorsSatheesh Chellappan, Munir Ahmad
Life of this patent
Estimating the term…
Loading patent…
AssigneeLattice Semiconductor Corporation
InventorsSatheesh Chellappan, Munir Ahmad
Estimating the term…
A system, method, and computer program product for communicating between a baseboard management controller (BMC) and a host processing module (HPM) are provided. A PCIe endpoint receives packets, such as TLPs, over a first communication interface from a BMC, where payloads in packets include transactions. The PCIe endpoint extracts the transactions from the payloads of packets. An address decoder decodes, using information in the transactions, addresses of the memory spaces corresponding to physical functions of the PCIe endpoint and second communication interfaces. The memory spaces store the transactions according to the decoded addresses. The second communication interface receives the transactions from the memory spaces and transmits the transactions to the HPM.
A system comprising:
A method comprising:
A method comprising:
Dependencies are inferred from the claim text.