Integrated chip inductor structure
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Wen Hsu, Po-Han Huang, Wei-Li Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsHung-Wen Hsu, Po-Han Huang, Wei-Li Huang
Estimating the term…
The present disclosure relates to, in part, an inductor structure that includes an etch stop layer arranged over an interconnect structure overlying a substrate. A magnetic structure includes a plurality of stacked layers is arranged over the etch stop layer. The magnetic structure includes a bottommost layer that is wider than a topmost layer. A first conductive wire and a second conductive wire extend in parallel over the magnetic structure. The magnetic structure is configured to modify magnetic fields generated by the first and second conductive wires. A pattern enhancement layer is arranged between the bottommost layer of the magnetic structure and the etch stop layer. The pattern enhancement layer has a first thickness, and the bottommost layer of the magnetic structure has a second thickness that is less than the first thickness.
An inductor structure, comprising:
An inductor structure, comprising:
An inductor structure, comprising:
Dependencies are inferred from the claim text.