Type-3 printed circuit boards (PCBS) with hybrid layer counts
AssigneeIntel Corporation
InventorsArumanayagam Rajasekar, Tin Poay Chuah, Sushil Padmanabhan, Aiswarya M. Pious, Navneet Kumar Singh
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsArumanayagam Rajasekar, Tin Poay Chuah, Sushil Padmanabhan, Aiswarya M. Pious, Navneet Kumar Singh
Estimating the term…
In one embodiment, a printed circuit board includes a first circuit board portion comprising a set of first conducting layers and one or more plated through hole (PTH) vias formed through the first conducting layers and a second circuit board portion comprising a set of second conducting layers. The second circuit board portion has an area less than an area of the first circuit board portion, and the second circuit board portion is coupled to the first circuit board portion via a laminate layer such that the first and second conducting layers are parallel with one another. The printed circuit board further includes one or more PTH vias formed through the first and second conducting layers in an area of the printed circuit board where the first and second circuit board portions overlap.
A printed circuit board comprising:
A system comprising:
Dependencies are inferred from the claim text.