Semiconductor device and method of manufacturing semiconductor device
AssigneeMitsubishi Electric Corporation
InventorsHiroaki Hayashi, Eiji Yagyu
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Electric Corporation
InventorsHiroaki Hayashi, Eiji Yagyu
Estimating the term…
An object is to provide a technique that ensures to reduce a parasitic resistance of a semiconductor device while enhancing a breakdown voltage property of a semiconductor device. A portion of a second semiconductor layer exposed from a first semiconductor layer corresponds to a concave portion of a laminated structure and the first semiconductor layer or an adjacent portion of the first semiconductor layer and a second semiconductor layer corresponds to a convex portion of the laminated structure. A first guard ring of a second conductivity type is arranged on side walls of the convex portion, and in the concave portion, a guard ring of the second conductivity type is not arranged, or a second guard ring of the second conductivity type having a thickness thinner than that of the first guard ring is arranged.
A semiconductor device comprising:
A method of manufacturing a semiconductor device, wherein
A method of manufacturing a semiconductor device, wherein
Dependencies are inferred from the claim text.