Enhanced ultra low-latency, high-throughput matching engine for electronic trading systems
OwnerJin Seok Yooninventor
Life of this patent
Estimating the term…
Loading patent…
OwnerJin Seok Yooninventor
Estimating the term…
A high-speed matching-engine architecture is disclosed that sustains deterministic sub-microsecond latency while processing more than 10 million order messages per second per core on commodity multi-core processors. Orders reside in cache-aligned Data Holder Nodes whose occupancy and price-level boundaries are tracked with constant-time bitmask operations, eliminating pointer-chasing penalties. Per-core huge-page pools, SIMD copy kernels, and lock-free, cache-line-aligned queues further minimize TLB misses and coherence overheads. Overflow is handled by Push Back/Push Forward cascades that relocate the least- or most-prioritized orders between adjoining nodes without violating price-time priority. Node capacities vary monotonically with book depth and are re-tuned online by a lightweight machine-learning controller that maximizes cache-hit probability under changing market micro-structure. The design tightens spreads, raises match-rate revenue, and complies with stringent regulatory latency caps using standard x86-64, Arm, or other architectures.
A high-speed matching engine for processing electronic trade orders with ultra-low latency, implemented as computer-executable instructions stored in non-transitory memory and executed by one or more processors, the matching engine comprising:
A computer-implemented method for processing electronic trade orders with ultra-low latency in a high-speed matching engine, the method comprising:
A non-transitory computer-readable storage medium storing computer-executable instructions that, when executed by one or more processors, cause the processors to perform operations for processing electronic trade orders with ultra-low latency in a high-speed matching engine, the operations comprising:
Dependencies are inferred from the claim text.