Interconnect structure
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJung-Chou Tsai, Fong-Yuan Chang, Po-Hsiang Huang, Chin-Chou Liu, Yi-Kan Cheng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsJung-Chou Tsai, Fong-Yuan Chang, Po-Hsiang Huang, Chin-Chou Liu, Yi-Kan Cheng
Estimating the term…
An interconnect structure includes a plurality of first pads, a plurality of second pads, and a plurality of conductive lines. The first pads are arranged to form a first column-and-row array, and the second pads are arranged to form a second column-and-row array. The first column-and-row array, the second column-and-row array and the conductive lines are disposed in a same layer. The first pads in adjacent rows in the first column-and-row array are separated from each other by a first vertical distance from a plan view, the second pads in adjacent rows in the second column-and-row array are separated from each other by a second vertical distance from the plan view. A sum of widths of the conductive lines electrically connecting the first pads and the second pads in the same row is less than the first vertical distance and the second vertical distance from the plan view.
An interconnect structure comprising:
An interconnect structure comprising:
An interconnect structure comprising:
Dependencies are inferred from the claim text.