Back to results
US 12,517,467 B2Granted
Time-to-digital converter-based device
AssigneeNational University of Singapore
InventorsSamarth Jain, Kah-Wee Ang, Sifan Li
Life of this patent
Estimating the term…
Abstract
Disclosed is a time-to-digital converter (TDC)-based device comprising a crossbar array for generating a current, a current-controlled delay line 104 for converting the current received from the crossbar array into a time pulse, and a TDC circuit 106 for measuring and converting the time pulse into digital output.
Claims4
A time-to-digital converter (TDC)-based device comprising:
- a crossbar array for generating a current;
- a current-controlled delay line for converting the current received from the crossbar array into a time pulse;
- and
- a TDC circuit for measuring and converting the time pulse into digital output,
- wherein the TDC circuit comprises a plurality of sensing circuits,
- wherein each said sensing circuit is configured to control a pair of columns of the crossbar array,
- wherein each said sensing circuit contains a current subtraction unit along with the current-controlled delay line for column differential to increase sensing margin,
- wherein the current subtraction unit is gated and allowed when a start signal is triggered, and
- wherein the propagation of the start signal across the current-controlled delay line is non-linearly related to the current subtracted by the current subtraction unit.
6 more elements
A hardware device comprising:
- a time-to-digital converter (TDC)-based device, including:
- a crossbar array for generating a current;
- a current-controlled delay line for converting the current received from the crossbar array into a time pulse;
- and
- a TDC circuit for measuring and converting the time pulse into digital output,
- wherein the TDC circuit comprises a plurality of sensing circuits,
- wherein each said sensing circuit is configured to control a pair of columns of the crossbar array,
- wherein each said sensing circuit contains a current subtraction unit along with the current-controlled delay line for column differential to increase sensing margin,
- wherein the current subtraction unit is gated and allowed when a start signal is triggered, and
- wherein the propagation of the start signal across the current-controlled delay line is non-linearly related to the current subtracted by the current subtraction unit, and
- a field-programmable gate array (FPGA) or application specific integrated circuit (ASIC) for controlling the TDC circuit of the TDC-based device.
8 more elements
Dependencies are inferred from the claim text.