Apparatus, method and recording medium for digital clock and data recovery
AssigneeFoundation for Research and Business, Seoul National University of Science and Technology
InventorsWon Young Lee, Hyun Bin Lee
Life of this patent
Estimating the term…
Abstract
Proposed is an apparatus for a digital clock and data recovery. The apparatus includes a frequency detector for detecting a high frequency (FH) signal, a low frequency (FL) signal and ultra-high frequency (FUH) signal by determining the relationship between an input data rate and a clock frequency, and generating a continuous frequency up (CFUP) signal and a continuous frequency down (CFDN) signal based on the FH, FL and FUH signals; and a digital loop filter (DLF) for controlling to adjust a clock frequency in a coarse adjustment stage using the CFUP and CFDN signals and to adjust a clock frequency in a fine adjustment stage using the FH and FL signals.
Claims13
An apparatus for digital clock data recovery (CDR), comprising:
- a frequency detector for detecting a high frequency (FH) signal, a low frequency (FL) signal and an ultra-high frequency (FUH) signal by determining a relationship between an input data rate and a clock frequency, and generating a continuous frequency up (CFUP) signal and a continuous frequency down (CFDN) signal based on the FH, FL and FUH signals;
- a digital loop filter (DLF) for adjusting the clock frequency in a coarse adjustment stage using the CFUP and CFDN signals and for adjusting the clock frequency in a fine adjustment stage using the FH and FL signals.
A method for digital clock data recovery (CDR), comprising the steps of:
- detecting, by a frequency detector, a high frequency (FH) signal, a low frequency (FL) signal and an ultra-high frequency (FUH) signal by determining a relationship between an input data rate and a clock frequency;
- generating, by the frequency detector, a continuous frequency up (CFUP) signal and a continuous frequency down (CFDN) signal based on the FH, FL and FUH signals;
- and
- adjusting, by a digital loop filter (DLF), a clock frequency in a coarse adjustment stage using the CFUP and CFDN signals and a clock frequency in a fine adjustment stage using the FH and FL signals.
Dependencies are inferred from the claim text.