Dual mode PLL for phase coherent application
AssigneeNXP B.V.
InventorsPhilippe Christian Belin, Laurent Gambus, Mathieu Périn
Life of this patent
Estimating the term…
Loading patent…
AssigneeNXP B.V.
InventorsPhilippe Christian Belin, Laurent Gambus, Mathieu Périn
Estimating the term…
A method of operation for a dual mode Phase-Locked Loop (PLL) for phase coherent application includes selecting one of a non-coherent mode and a coherent mode. The non-coherent mode includes controlling a Voltage Controlled Oscillator (VCO) with a first error voltage determined by a first Low Pass Filter (LPF), the first LPF configured to filter a first output of a phase detector, the phase detector configured to determine a phase difference between a reference frequency and a feedback signal derived from a VCO frequency generated by the VCO. The coherent mode includes controlling the VCO with the first error voltage and a second error voltage determined by a second LPF of a Proportional and Integral Controller (PIC) configured to filter the first output of the phase detector and by a time variant proportional gain configured to modify a second output of the second LPF.
A method of operation for a dual mode Phase-Locked Loop (PLL) for phase coherent application comprising:
An apparatus comprising:
A method of operation for a dual mode Phase-Locked Loop (PLL) for phase coherent application comprising:
Dependencies are inferred from the claim text.