Back to results
US 12,505,053 B2Granted
Method for supporting erasure code data protection with embedded PCIe switch inside FPGA+SSD
AssigneeSamsung Electronics Co., Ltd.
InventorsSompong Paul Olarig, Fred Worley, Oscar P. Pinto
Life of this patent
Estimating the term…
Abstract
A topology is disclosed. The topology may include at least one Non-Volatile Memory Express (NVMe) Solid State Drive (SSD), a Field Programmable Gate Array (FPGA) to implement one or more functions supporting the NVMe SSD, such as data acceleration, data deduplication, data integrity, data encryption, and data compression, and a Peripheral Component Interconnect Express (PCIe) switch. The PCIe switch may communicate with both the FPGA and the NVMe SSD.
Claims20
A system, comprising:
- a storage device, including a storage medium and a controller;
- a circuit, the circuit including an Erasure Coding circuit, the circuit implementing one or more data-related operations supporting the storage device, the circuit configured to enable the Erasure Coding circuit based at least in part on the storage device not including a native Erasure Coding capability;
- and
- a processing circuit configured to direct a storage command, sent to the system, to the circuit,
- wherein the storage device and the circuit are separate components of the system.
2 more elements
A system, comprising:
- a first storage device, including a first storage medium and a first controller;
- a second storage device, including a second storage medium and a second controller;
- a circuit, the circuit including an Erasure Coding circuit, the circuit including a first circuit part and a second circuit part, the first circuit part implementing one or more data-related operations supporting the first storage device, the circuit configured to enable the Erasure Coding circuit based at least in part on the first storage device not including a native Erasure Coding capability;
- and
- a processing circuit configured to direct a storage command, sent to the system, to the circuit,
- wherein the first circuit part, the processing circuit, the first storage device and the second storage device are internal to a common housing,
- wherein the first storage device, the second storage device, and the circuit are separate components of the system.
4 more elements
Dependencies are inferred from the claim text.