Back to results
US 12,489,590 B1Granted
Retimer with path-coordinated flow-rate compensation
AssigneeAstera Labs, Inc.
InventorsEnrique Musoll, Subbarao Arumilli, Ken (Keqin) Han, Pulkit Khandelwal, Casey Morrison
Life of this patent
Estimating the term…
Abstract
A signaling link retimer injects flow-rate compensation transmissions into a synthesized symbol stream in coordination with flow-rate compensation transmissions detected within a received symbol stream, enabling the retimer to switch seamlessly between forwarding the received symbol stream and outputting the synthesized symbol stream.
Claims18
An integrated circuit component comprising:
- flow-rate-compensation circuitry to insert first flow-rate-compensation symbol blocks into a first symbol stream at regular intervals;
- detector/aligner circuitry to:
- detect a temporal offset between the first flow-rate compensation symbol blocks and second flow-rate-compensation symbol blocks within a second symbol stream;
- and
- adjust lengths of the first flow-rate-compensation symbol blocks to reduce the temporal offset;
- and
- circuitry to:
- output the first symbol stream from the integrated circuit component instead of the second symbol stream until the temporal offset is reduced, by virtue of adjusting the lengths of the first flow-rate-compensation symbol blocks, below a predetermined time interval;
- and
- output the second symbol stream from the integrated circuit component instead of the first symbol stream after the temporal offset has been reduced below the predetermined time interval.
7 more elements
A method of operation within an integrated circuit component, the method comprising:
- inserting first flow-rate-compensation symbol blocks into a first symbol stream at regular intervals;
- detecting a temporal offset between the first flow-rate compensation symbol blocks and second flow-rate-compensation symbol blocks within a second symbol stream;
- adjusting lengths of the first flow-rate-compensation symbol blocks to reduce the temporal offset;
- outputting the first symbol stream from the integrated circuit component instead of the second symbol stream until the temporal offset is reduced, by virtue of adjusting the lengths of the first flow-rate-compensation symbol blocks, below a predetermined time interval;
- and
- outputting the second symbol stream from the integrated circuit component instead of the first symbol stream after the temporal offset has been reduced below the predetermined time interval.
3 more elements
Dependencies are inferred from the claim text.