Memory system and power control circuit
AssigneeKioxia Corporation
InventorHajime Matsumoto
Life of this patent
Estimating the term…
Abstract
According to one embodiment, a memory system connectable to a host includes a nonvolatile memory, a controller, and a power control circuit. The controller controls the nonvolatile memory. The power control circuit controls power to be supplied to the controller and the nonvolatile memory and includes one or more DC/DC converters. The nonvolatile memory and the controller include one or more circuit blocks. Each of the one or more DC/DC converters supplies an internal power supply voltage to one of the one or more circuit blocks. A first DC/DC converter of the one or more DC/DC converters transitions to a forced pulse width modulation mode in response to the memory system that has transitioned from a low power consumption mode to a normal operation mode.
Claims20
A memory system connectable to a host, comprising:
- a nonvolatile memory;
- a controller configured to control the nonvolatile memory;
- and
- a power control circuit that controls power to be supplied to the controller and the nonvolatile memory and includes one or more DC/DC converters, wherein
- the nonvolatile memory and the controller include one or more circuit blocks;
- each of the one or more DC/DC converters supplies an internal power supply voltage to one of the one or more circuit blocks;
- and
- a first DC/DC converter of the one or more DC/DC converters transitions to a forced pulse width modulation mode in response to the memory system that has transitioned from a low power consumption mode to a normal operation mode.
A power control circuit that controls power to be supplied to a memory system connectable to a host, the power control circuit comprising
- one or more DC/DC converters each of which supplies an internal power supply voltage to one of one or more circuit blocks that are included in a controller and a nonvolatile memory, the memory system comprising the controller and the nonvolatile memory, wherein
- a first DC/DC converter of the DC/DC converters transitions to a forced pulse width modulation mode in response to the memory system that has transitioned from a low power consumption mode to a normal operation mode.
Dependencies are inferred from the claim text.