NIC priority queue steering and processor unit frequency tuning based on packet flow analytics
AssigneeIntel Corporation
InventorsDavid Coyle, Brendan Ryan, John J. Browne, Jeffery G. Oliver, Pallavi Manaji Kadam, Sunku Ranganath
Life of this patent
Estimating the term…
Abstract
In one embodiment, a system comprises a network interface controller comprising circuitry to determine per-flow analytics information for a plurality of packet flows that are received at the network interface controller and to facilitate differential rate processing of a plurality of packet queues for the plurality of packet flows based on the per-flow analytics information.
Claims27
A system comprising:
- a network interface controller comprising circuitry to:
- determine per-flow analytics information for a plurality of packet flows that are received at the network interface controller and provided from the network interface controller to a plurality of processor units;
- and
- facilitate differential rate processing by the plurality of processor units of a plurality of packet queues for the plurality of packet flows based on the per-flow analytics information, wherein a first packet flow of the plurality of packet flows is assigned to a first packet queue of the plurality of packet queues based upon sizes of packets of the first packet flow.
A method comprising:
- determining, by a network interface controller, per-flow analytics information for a plurality of packet flows received by a network interface controller;
- and
- facilitating differential rate processing of a plurality of packet queues for the plurality of packet flows based on the per-flow analytics information, wherein a first packet flow of the plurality of packet flows is assigned to a first packet queue of the plurality of packet queues based upon sizes of packets of the first packet flow.
A system comprising:
- a plurality of processor units, wherein at least one of the plurality of processor units is to poll a plurality of packet queues of a network interface controller;
- and
- circuitry to implement differential rate processing of the plurality of packet queues by the plurality of processor units based on per-flow analytics information generated by the network interface controller, wherein a frequency at which a processor unit processes packets of a packet flow is based on sizes of packets of the packet flow.
One or more non-transitory computer-readable media with code stored thereon, wherein the code is executable to cause a machine to:
- implement differential rate processing, by a plurality of processor units, of a plurality of packet queues of a network interface controller based on per-flow analytics information generated by the network interface controller, wherein a packet flow is assigned to be processed by a processor unit of the plurality of processor units based on sizes of packets of the packet flow.
Dependencies are inferred from the claim text.