Mismatch shaping apparatus and method for binary coded digital-to-analog converters
AssigneeKepler Computing Inc.
InventorsJyotindra R. Shakya, Gabor C. Temes
Life of this patent
Estimating the term…
Loading patent…
AssigneeKepler Computing Inc.
InventorsJyotindra R. Shakya, Gabor C. Temes
Estimating the term…
Described herein is a mismatch shaping technique applied in digital-to-analog converters (DACs) for high pass filtering mismatch related errors. The mismatch shaping scheme is based on a zero mean error encoding technique, which can be applied directly to binary coded signals, without the use for binary to thermometer decoding and element shuffling. In at least one example, an apparatus is provided which comprises a mismatch shaping circuitry to receive an N-bit binary input bits and to generate an (N+1)-bit digital output. In at least one example, the apparatus further comprises a digital-to-analog converter to receive the (N+1)-bit digital output and to generate an analog output, wherein the mismatch shaping circuitry is to encode the (N+1)-bit digital output to shape mismatch errors in the digital-to-analog converter.
An apparatus comprising:
A method comprising:
A method for converting a N-bit binary coded input digital signal into an analog output signal, the method comprising:
A method for shaping mismatch errors in a digital-to-analog converter, the method comprising:
Dependencies are inferred from the claim text.