US 12,445,395 B2Granted

Network interface device

AssigneeXilinx, Inc.

InventorsSteven L. Pope, Derek Roberts, David J. Riddoch, Dmitri Kitariev

Life of this patent

Estimating the term…

Loading patent…

Abstract

Roughly described: a network interface device has an interface. The interface is coupled to first network interface device circuitry, host interface circuitry and host offload circuitry. The host interface circuitry is configured to interface to a host device and has a scheduler configured to schedule providing and/or receiving of data to/from the host device. The interface is configured to allow at least one of: data to be provided to said host interface circuitry from at least one of said first network device interface circuitry and said host offload circuitry; and data to be provided from said host interface circuitry to at least one of said first network interface device circuitry and said host offload circuitry.

Claims18

Dependent claims

A network interface device configured to interface between a network and a host device, the network interface device comprising:

first network interface device circuitry;
host interface circuitry;
host offload circuitry;
and
interface circuitry coupled to:
i) the first network interface device circuitry, ii) the host interface circuitry, and iii) the host offload circuitry, the interface circuitry comprising a plurality of hardware ports;
wherein the first network interface device circuitry has at least one port configured to be coupled to at least one respective port of the interface circuitry,
wherein the host interface circuitry is configured to interface to the host device, said host interface circuitry having at least one port configured to be coupled to respective port of the interface circuitry,
wherein the host offload circuitry is configured to perform an offload operation for the host device, said host offload circuitry having at least one port configured to be coupled to respective port of the interface circuitry, and
wherein the host offload circuitry comprises slices, each slice capable of being switched dynamically from processing received data to processing transmitted data.

7 more elements

A system comprising a host device and a network interface device, said network interface device configured to interface between a network and the host device, the network interface device comprising:

first network interface device circuitry;
host interface circuitry;
host offload circuitry;
and
interface circuitry coupled to i) the first network interface device circuitry, ii) the host interface circuitry, and iii) the host offload circuitry, the interface circuitry comprising a plurality of hardware ports,
wherein the first network interface device circuitry has at least one port configured to be coupled to at least one respective port of the interface circuitry,
wherein the host interface circuitry is configured to interface to the host device, said host interface circuitry having at least one port configured to be coupled to a respective port of the interface circuitry,
wherein the host offload circuitry is configured to perform an offload operation for the host device, said host offload circuitry having at least one port configured to be coupled to a respective port of the interface circuitry, and
wherein the host offload circuitry comprises slices, each slice capable of being switched dynamically from processing received data to processing transmitted data.

6 more elements

Dependencies are inferred from the claim text.

Facts

Application: 17/867,646Filed 18 Jul 2022 · continuation
Priority: 19 Dec 2017
Published: US 2023/0006945 A15 Jan 2023
Granted: 14 Oct 2025
Term ends: Not estimatedThe source records don’t support an estimate.

Classification8 codes

H04L 49/506
Corrective measures: backpressure
H04L 45/66
Routing or path finding of packets in data switching networks: layer 2 routing, e.g. in Ethernet based MAN's
H04L 49/101
Characterised by the switching fabric construction: using crossbar or matrix
H04L 49/103
Characterised by the switching fabric construction: using a shared central buffer; using a shared memory

Family

Application15/847,778Parent of this continuation-in-part · filed 19 Dec 2017
Application16/226,453Parent of this continuation · filed 19 Dec 2018
Application16/870,814Parent of this continuation · filed 8 May 2020
US 10,686,731 B2Parent of this continuation · filed 16 Jun 2020
US 10,686,872 B2Parent of this continuation-in-part · filed 16 Jun 2020
US 2023/0006945 A1Pre-grant publication · published 5 Jan 2023
US 11,394,664 B2Parent of this continuation
Application16/226,453Parent of this continuation-in-part
US 2019/0190853 A1Published application
US 2019/0190982 A1Published application
US 2020/0274827 A1Published application
US 12,445,395 B2This patent

From the US filing history. Foreign family members aren’t listed.