Continuous time signal processing systems and subsystems
AssigneeThe United States of America as represented by the Secretary of the Army
InventorsPatrick W. Jungwirth, W. Michael Crowe
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe United States of America as represented by the Secretary of the Army
InventorsPatrick W. Jungwirth, W. Michael Crowe
Estimating the term…
Continuous time pipeline, level-crossing (LC), analog-to-digital converters (ADCs) use a plurality of stages from a first stage to a last stage. Each stage has an array of comparators that are provided with an array of reference voltage levels. Each stage is configured to detect level crossings of increasing fineness compared to the preceding stage such that the accuracy of a digitized representation of an input signal can be increased by adding stages as well as increasing the number of comparators in each stage. The voltage error in the digitized representation of the signal that remains after each stage provides the input to the subsequent stage. The continuous time pipeline LC ADCs are also applied to analog signal processing and software defined radios.
A signal processing subsystem for processing an input signal having a measurement quantity, the signal processing subsystem comprising:
A signal processing subsystem for processing an input signal having a measurement quantity, the signal processing subsystem comprising:
A signal processing subsystem for processing an input signal having a measurement quantity, the signal processing subsystem comprising:
A signal processing subsystem for processing an input signal having a measurement quantity, the signal processing subsystem comprising:
Dependencies are inferred from the claim text.