Back to results
US 12,401,346 B2Granted
Efficient architecture for high-performance DSP-based long-reach SERDES
AssigneeAvago Technologies International Sales Pte. Limited
InventorsMagesh Valliappan, Adam Healey
Life of this patent
Estimating the term…
Abstract
A digital signal processing (DSP)-based serializer-deserializer (SERDES) includes a first filter configured to mitigate inter-symbol interference (ISI) attributed to dispersion associated with a long-reach transmission medium. The SERDES includes a second filter configured to shape the ISI. The SERDES includes also includes a third filter coupled in parallel with the second filter and configured to reduce ISI attributed to reflections associated to both near-zero delays and long delays.
Claims20
A device comprising:
- a first filter configured to process an input signal to reduce inter-symbol interference (ISI) associated with channel dispersion through a long-reach transmission medium;
- a second filter coupled in series to the first filter and configured to change a shape of the ISI;
- and
- a third filter coupled in parallel with the second filter and configured to cancel ISI associated with both long-delay reflections and near-zero delay reflections.
1 more element
A system comprising:
- an analog-to-digital converter (ADC) configured to provide a digital signal converted from an analog signal transmitted through a transmission medium;
- a first filter configured to reduce inter-symbol interference (ISI) of the digital signal associated with dispersion in the transmission medium;
- a second filter configured to change spectral shape of the ISI;
- and
- a third filter configured to cancel ISI associated with reflections at various timing points in the transmission medium;
- wherein the transmission medium comprises a long-reach transmission medium, and the second filter is implemented in a serializer-deserializer (SERDES) with the first filter and in parallel with the third filter.
3 more elements
A receiver comprising:
- a feed-forward equalizer (FFE) configured to equalize signal dispersion associated with a transmission medium;
- a filter configured to reduce both long-delay reflections and near-zero delay reflections attributed to inter-symbol interference (ISI) in the transmission medium;
- a partial-response finite impulse-response (PRFIR) filter configured to add controlled ISI based on a transfer function;
- and
- an interpolator coupled to the FFE and configured to output a phase-adjusted signal to the PRFIR filter, wherein the transmission medium comprises a serializer-deserializer (SERDES) long-reach transmission medium.
2 more elements
Dependencies are inferred from the claim text.