Storage device, system including storage device and method operating storage device
AssigneeSamsung Electronics Co., Ltd.
InventorsWongi Hong, Chulho Lee
Life of this patent
Estimating the term…
Abstract
A storage device includes; a first memory subsystem including a first nonvolatile memory device (NVM), a first storage controller configured to control operation of the first NVM, and a first resource, and a second memory subsystem including a second NVM, a second storage controller configured to control operation of the second NVM, and a second resource, wherein the first resource is a shared resource useable by the second memory subsystem, and the second resource is shared resource useable by the first memory subsystem.
Claims16
A storage device comprising:
- a first memory subsystem mounted on a substrate, the first memory subsystem including a first nonvolatile memory device (NVM), a first controller chip, and a first buffer memory chip separate from the first controller chip, wherein the first controller chip comprises a first storage controller and a first cache memory, wherein the first buffer memory chip comprises a first buffer memory distinct from the first cache memory, and wherein the first storage controller is configured to control operation of the first NVM;
- and
- a second memory subsystem distinct from the first memory subsystem and mounted on the substrate, the second memory subsystem including a second NVM, a second controller chip, and a second buffer memory chip separate from the second controller chip, wherein the second controller chip includes a second storage controller and a second cache memory, wherein the second buffer memory chip includes a second buffer memory distinct from the second cache memory, and wherein the second storage controller is configured to control operation of the second NVM,
- wherein the first storage controller and the second storage controller are configured to perform a first read operation comprising:
- receiving, by the first storage controller, from a host, a read request requesting read data stored in a memory cell in the second NVM, and
- based on receiving the read request, transferring, by the first storage controller, read request information related to the read request to the second storage controller,
- based on the read request information, storing, by the second storage controller the read data in the second buffer memory by reading the read data from the second NVM,
- storing, by the second storage controller, storage state information, indicating that the read data are stored in the second buffer memory, in the second cache memory
- accessing, by the first storage controller, the second cache memory and checking, by the first storage controller, the storage state information stored in the second cache memory, and
- based on the storage state information, accessing, by the first storage controller, the second buffer memory and providing, by the first storage controller, the read data to the host by reading the read data from the second buffer memory,
- wherein the first storage controller and the second storage controller are further configured to perform a second read operation that matches the first read operation with operations and elements of the first memory subsystem and the second memory subsystem exchanged.
A method of operating a storage device including:
- a first memory subsystem mounted on a substrate, the first memory subsystem including a first nonvolatile memory device (NVM), a first controller chip, and a first buffer memory chip separate from the first controller chip, wherein the first controller chip comprises a first mapping table, a first cache memory, and a first storage controller configured to control operation of the first NVM, and wherein the first buffer memory chip comprises a first buffer memory distinct from the first cache memory;
- and
- a second memory subsystem distinct from the first memory subsystem and mounted on the substrate, the second memory subsystem including a second NVM, a second controller chip, and a second buffer memory chip separate from the second controller chip, wherein the second controller chip includes a second storage controller, a second cache memory, and a second mapping table, wherein the second buffer memory chip includes a second buffer memory distinct from the second cache memory, and wherein the second storage controller is configured to control operation of the second NVM,
- the method comprising a first write operation comprising:
- receiving, at the first storage controller, from a host, a write request including write data, the write request indicating that the write data is to be stored in a memory cell in the second NVM;
- using the first storage controller to write the write data in the first buffer memory;
- and thereafter,
- using the first storage controller to transfer write request information associated with the write request to the second storage controller,
- using the first storage controller to store storage state information, indicating that the write data are stored in the first buffer memory, in the first cache memory,
- using the second storage controller to access the first cache memory and check the storage state information stored in the first cache memory based on the write request information, and
- using the second storage controller to access the first buffer memory and write the write data stored in the first buffer memory in the second NVM based on the storage state information,
- wherein the method further comprises a second write operation that matches the first write operation with operations and elements of the first memory subsystem and the second memory subsystem exchanged.
A system comprising:
- a host;
- and
- a storage device connected to the host and operating under control of the host,
- wherein the storage device includes:
- a first memory subsystem mounted on a substrate, the first memory subsystem including a first nonvolatile memory device (NVM), a first controller chip, and a first buffer memory chip separate from the first controller chip, wherein the first controller chip comprises a first mapping table, a first cache memory, and a first storage controller configured to control operation of the first NVM, and wherein the first buffer memory chip comprises a first buffer memory distinct from the first cache memory;
- and
- a second memory subsystem distinct from the first memory subsystem and mounted on the substrate, the second memory subsystem including a second NVM, a second controller chip, and a second buffer memory chip separate from the second controller chip, wherein the second controller chip includes a second cache memory, a second mapping table, and a second storage controller configured to control operation of the second NVM, and wherein the second buffer memory chip comprises a second buffer memory distinct from the second cache memory,
- wherein the first storage controller and the second storage controller are configured to perform a first write operation comprising:
- receiving, by the first storage controller, from the host, a write request including write data, the write request indicating that the write data is to be stored in a memory cell in the second NVM,
- based on receiving the write request, transferring, by the first storage controller, write request information associated with the write request to the second storage controller,
- storing, by the first storage controller, the write data in the first buffer memory, and
- storing, by the first storage controller, first storage state information, indicating that the write data are stored in the first buffer memory, in the first cache memory,
- accessing, by the second storage controller, based on the write request information, the first cache memory and checking the first storage state information stored in the first cache memory, and
- accessing, by the second storage controller, the first buffer memory and writing the write data from the first buffer memory to the second NVM based on the first storage state information,
- wherein the first storage controller and the second storage controller are further configured to perform a second write operation that matches the first write operation with operations and elements of the first memory subsystem and the second memory subsystem exchanged.
Dependencies are inferred from the claim text.