Glitch-free zero-latency AGC for sigma delta modulator
AssigneeInvenSense, Inc.
InventorMarco Ballini
Life of this patent
Estimating the term…
Abstract
A system, comprising: a sigma-delta modulator using an integrator of a cascade-of-integrator feedback topology to perform operations is disclosed. The operations can comprise in response to receiving a gain value, applying the gain value to a group of feed-forward coefficients, determining a change in the gain value, and adjusting, during a clock cycle of a defined time period, a plurality of state variables of the sigma-delta modulator by multiplying each of the state variables by the scale factor that is a ratio of the gain value after determining the change in the gain value the gain value before determining the change in the gain value.
Claims10
A system, comprising:
- a sigma-delta modulator using an integrator of a cascade-of-integrator feedback topology to perform operations, comprising:
- in response to receiving a gain value, applying the gain value to a group of feed-forward coefficients and to a digital output of the sigma-delta modulator;
- determining a change in the gain value;
- and
- adjusting, during a clock cycle of a defined time period, a plurality of state variables of the sigma-delta modulator by multiplying each state variable of the plurality of state variables by a scale factor representing a ratio of the gain value after determining the change in the gain value and the gain value before determining the change in the gain value.
Dependencies are inferred from the claim text.