Voltage ripple reduction in a power management circuit
AssigneeQorvo US, Inc.
InventorsMichael R. Kay, Nadim Khlat
Life of this patent
Estimating the term…
Loading patent…
AssigneeQorvo US, Inc.
InventorsMichael R. Kay, Nadim Khlat
Estimating the term…
Voltage ripple reduction in a power management circuit is disclosed. The power management circuit includes a power amplifier circuit configured to amplify a radio frequency (RF) signal based on a modulated voltage and an envelope tracking integrated circuit (ETIC) configured to provide the modulated voltage to the power amplifier circuit via a conductive path. Notably, an output impedance presenting at an input of the power amplifier circuit can interact with a modulated load current in the power amplifier circuit to create a voltage ripple in the modulated voltage to potentially cause an undesirable error in the RF signal. Herein, the ETIC is configured to modify the modulated voltage based on feedback of the voltage ripple in the modulated voltage. As such, it is possible to reduce the output impedance at the input of the power amplifier circuit to thereby reduce the voltage ripple in the modulated voltage.
A power management circuit comprising:
An envelope tracking integrated circuit (ETIC) comprising:
Dependencies are inferred from the claim text.