Encoder and decoder of forward error correction (FEC) codec
AssigneeIntel Corporation
InventorsDebendra Das Sharma, Swadesh Choudhary
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsDebendra Das Sharma, Swadesh Choudhary
Estimating the term…
A FEC codec for generating a check byte for a message. The FEC codec includes a port encoder having a storage unit, a Galois field multiplier, and a sum unit. The storage unit stores a first staged result, which is accumulated based on previous sets of input byte of the message for all clock cycles from a first clock cycle to a clock cycle immediately prior to the current clock cycle. The Galois field multiplier performs a Galois field multiplication of the first staged result and a power of the alpha to generate a Galois field product. The sum unit performs a Galois field addition on an internal input based on a consolidated byte for the current clock cycle and the Galois field product to generate a second staged result for subsequent use to generate the check byte. Other embodiments may be described and/or claimed.
A forward error correction (FEC) encoder for generating a check byte for a message, wherein the FEC encoder is to:
A port encoder for use in a forward error correction (FEC) codec, wherein the port encoder is configured to:
A method for a forward error correction (FEC) encoder to generate a check byte related to a message, wherein the method comprises:
Dependencies are inferred from the claim text.