# US 12,224,746 B2 · Impedance calibration circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,224,746 B2
- Document ID: US12224746B2
- Status: Granted
- Kind: B2
- Application number: 18/154,798
- Filed: 2023-01-14
- Published: 2024-02-01
- Granted: 2025-02-11
- Earliest claimed: 2022-07-27
- Assignees: Changxin Memory Technologies, Inc.
- Applicants: Changxin Memory Technologies, Inc.
- Inventors: Yanian Shao; Zhiqiang Zhang
- Web page: https://patentgrep.com/patent/US12224746B2

## CPC

- H03K 19/0005: {Modifications of input or output impedance}
- G11C 7/1048: {Data bus control circuits, e.g. precharging, presetting, equalising}
- G11C 7/1057: {Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load}
- G11C 7/1084: {Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load}
- G11C 7/22: Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C 29/028: {with adaption or trimming of parameters}
- G11C 2207/2254: Calibration
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

An impedance calibration circuit including: a calibration circuit configured to receive a first calibration clock signal, to perform impedance calibration on a basis of the first calibration clock signal, and to output a first stop signal when the calibration is completed; a first detection circuit configured to detect calibration time of the impedance calibration circuit, and to output a second stop signal when the calibration time reaches a preset value; and a calibration control circuit configured to receive the first stop signal and the second stop signal and to output the first calibration clock signal. When the first stop signal or the second stop signal is received, the calibration control circuit stops outputting the first calibration clock signal.

## Claims

### Claim 1

An impedance calibration circuit, comprising:
a calibration circuit configured to receive a first calibration clock signal, to perform impedance calibration on a basis of the first calibration clock signal, and to output a first stop signal when the calibration is completed;
a first detection circuit configured to detect calibration time of the impedance calibration circuit, and to output a second stop signal when the calibration time reaches a preset value; and
a calibration control circuit configured to receive the first stop signal and the second stop signal and to output the first calibration clock signal, wherein when the first stop signal or the second stop signal is received, the calibration control circuit stops outputting the first calibration clock signal; and
wherein the calibration circuit comprises a first calibration subcircuit, the calibration circuit being configured to perform impedance calibration on the first calibration subcircuit when the first calibration clock signal is received; and the first calibration subcircuit comprises:
a first resistor element having a first terminal connected to a first power terminal;
a reference resistor having a first terminal connected to a second terminal of the first resistor element and a second terminal connected to a second power terminal;
a first comparison subcircuit configured to compare a second terminal voltage of the first resistor element with a first reference voltage, and to output a first comparison signal; and
a first detection subcircuit configured to determine the first comparison signal as an input signal, to record change of the first comparison signal, and to output the first stop signal when the change of the first comparison signal meets a preset condition.

### Claim 2 (depends on 1)

The impedance calibration circuit according to claim 1, wherein the calibration control circuit comprises a first logic gate circuit, the first logic gate circuit being configured to receive the first stop signal and the second stop signal, and to perform logic operation processing to output a first control signal, and the calibration control circuit being configured to stop outputting the first calibration clock signal according to the first control signal.

### Claim 3 (depends on 2)

The impedance calibration circuit according to claim 2, wherein the first logic gate circuit comprises an OR gate.

### Claim 4 (depends on 1)

The impedance calibration circuit according to claim 1, wherein the first detection subcircuit comprises an odd number of flip-flops cascaded and a second logic gate circuit, first output terminals of the flip-flops of odd-numbered stages being connected to an input terminal of the second logic gate circuit, second output terminals of the flip-flops of even-numbered stages being connected to the input terminal of the second logic gate circuit, and the first stop signal being outputted after logic processing of the second logic gate circuit.

### Claim 5 (depends on 1)

The impedance calibration circuit according to claim 1, wherein the first detection subcircuit comprises an odd number of flip-flops cascaded and a second logic gate circuit, second output terminals of the flip-flops of odd-numbered stages being connected to an input terminal of the second logic gate circuit, first output terminals of the flip-flops of even-numbered stages being connected to the input terminal of the second logic gate circuit, and the first stop signal being outputted after logic processing of the second logic gate circuit.

### Claim 6 (depends on 1)

The impedance calibration circuit according to claim 1, wherein the first calibration subcircuit further comprises a first calibration code generation subcircuit, the first calibration code generation subcircuit being configured to update a first calibration code according to the first comparison signal, the first calibration code being configured for controlling an equivalent resistance of the first resistor element.

### Claim 7 (depends on 6)

The impedance calibration circuit according to claim 6, wherein the first detection circuit is configured to detect calibration time of the first calibration subcircuit, and to output the second stop signal when the calibration time of the first calibration subcircuit reaches the preset value.

### Claim 8 (depends on 7)

The impedance calibration circuit according to claim 7, wherein the calibration control circuit is further configured to output a second calibration clock signal, the calibration circuit being further configured to receive the second calibration clock signal, and the calibration control circuit being configured to stop outputting the first calibration clock signal and start to output the second calibration clock signal when the first stop signal or the second stop signal is received.

### Claim 9 (depends on 8)

The impedance calibration circuit according to claim 8, wherein the calibration circuit further comprises a second calibration subcircuit, the calibration circuit being configured to perform impedance calibration on the second calibration subcircuit when the second calibration clock signal is received, the second calibration subcircuit comprising:
a second resistor element having a second terminal connected to the second power terminal;
a third resistor element having a first terminal connected to the first power terminal and a second terminal connected to a first terminal of the second resistor element, wherein the first calibration code is further configured for controlling an equivalent resistance of the third resistor element;
a second comparison subcircuit configured to compare a first terminal voltage of the second resistor element with a second reference voltage, and to output a second comparison signal; and
a second detection subcircuit configured to determine the second comparison signal as an input signal, to record change of the second comparison signal, and to output a third stop signal when the change of the second comparison signal meets a preset condition;
wherein the calibration control circuit is configured to stop outputting the second calibration clock signal when the third stop signal or the second stop signal is received.

### Claim 10 (depends on 9)

The impedance calibration circuit according to claim 9, wherein the first detection circuit is further configured to detect calibration time of the second calibration subcircuit, and to output the second stop signal when the calibration time of the second calibration subcircuit reaches the preset value.

### Claim 11 (depends on 9)

The impedance calibration circuit according to claim 9, wherein the impedance calibration circuit further comprises a clock signal generation circuit configured to output an initial clock signal, the calibration control circuit being configured to output the first calibration clock signal and the second calibration clock signal when the initial clock signal is received; and when the calibration circuit is configured to perform impedance calibration on the second calibration subcircuit, the calibration control circuit is configured to output a stop signal to the clock signal generation circuit when the third stop signal or the second stop signal is received, such that the clock signal generation circuit stops outputting the initial clock signal.

### Claim 12 (depends on 11)

The impedance calibration circuit according to claim 11, wherein the first detection circuit comprises a counting circuit; and when the calibration circuit is configured to perform impedance calibration on the first calibration subcircuit and/or the second calibration subcircuit, the counting circuit is configured to count the initial clock signal, and to output the second stop signal when a count value reaches a preset value.

### Claim 13 (depends on 1)

The impedance calibration circuit according to claim 1, wherein the preset value is less than or equal to forty clock cycles.

### Claim 14 (depends on 9)

The impedance calibration circuit according to claim 9, wherein the second calibration subcircuit further comprises a second calibration code generation subcircuit, the second calibration code generation subcircuit being configured to update a second calibration code according to the second comparison signal, the second calibration code being configured for controlling an equivalent resistance of the second resistor element.