# US 12,224,472 B2 · Digital phase shifter

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,224,472 B2
- Document ID: US12224472B2
- Status: Granted
- Kind: B2
- Application number: 17/922,696
- Filed: 2022-08-08
- Published: 2024-07-04
- Granted: 2025-02-11
- Earliest claimed: 2022-02-08
- Assignees: Fujikura Ltd.
- Applicants: Fujikura Ltd.
- Inventors: Yusuke Uemichi
- Web page: https://patentgrep.com/patent/US12224472B2

## CPC

- H01P 1/184: {Strip line phase-shifters (H01P1/181, H01P1/185, H01P1/19 take precedence)}
- H01P 1/185: using a diode or a gas filled discharge tube
- H01P 5/08: for linking dissimilar lines or devices (H01P1/16, H01P5/04 take precedence; linking lines of the same kind but with different dimensions H01P5/02)
- H01P: WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE (operating at optical frequencies G02B)

## Abstract

A connecting portion includes a first connection line configured to connect a signal line of a first digital phase shift circuit and a signal line of a second digital phase shift circuit, second connection lines configured to connect inner lines of the first digital phase shift circuit and inner lines of the second digital phase shift circuit, ground layers disposed above and below the first connection line and the second connection lines, and first via holes configured to connect at least the second connection lines and the ground layers.

## Claims

### Claim 1

A digital phase shifter comprising:
a first digital phase shift circuit group in which digital phase shift circuits are cascade-connected;
a second digital phase shift circuit group in which digital phase shift circuits are cascade-connected; and
a bend type connecting portion configured to connect a first digital phase shift circuit located at an end of the first digital phase shift circuit group and a second digital phase shift circuit located at an end of the second digital phase shift circuit group,
wherein each of the digital phase shift circuits in the first digital phase shift circuit group and the digital phase shift circuits in the second digital phase shift circuit group includes at least a signal line, a pair of inner lines provided on both sides of the signal line, a pair of outer lines provided on outer sides of the inner lines, a first ground conductor connected to one ends of the inner lines and one ends of the outer lines, a second ground conductor connected to the other ends of the outer lines, a pair of electronic switches provided between the other ends of the inner lines and the second ground conductor, and a capacitor electrically connected between at least the signal line and at least one of the first ground conductor and the second ground conductor,
each of the digital phase shift circuits in the first digital phase shift circuit group and the digital phase shift circuits in the second digital phase shift circuit group is a circuit set to a low delay mode in which a return current flows through the inner lines or a high delay mode in which a return current flows through the outer lines, and
the connecting portion includes:
a first connection line configured to connect the signal line of the first digital phase shift circuit and the signal line of the second digital phase shift circuit;
second connection lines configured to connect the inner lines of the first digital phase shift circuit and the inner lines of the second digital phase shift circuit;
ground layers disposed above and below the first connection line and the second connection lines; and
first via holes configured to connect at least the second connection lines and the ground layers.

### Claim 2 (depends on 1)

The digital phase shifter according to claim 1, wherein each of the digital phase shift circuits in the first digital phase shift circuit group and the digital phase shift circuits in the second digital phase shift circuit group includes another electronic switch different from the pair of electronic switches configured to switch whether the capacitor is connected between the signal line and at least one of the first ground conductor and the second ground conductor.

### Claim 3 (depends on 1)

The digital phase shifter according to claim 1, wherein the connecting portion includes a third connection line configured to connect one outer line of the pair of outer lines of the first digital phase shift circuit and one outer line of the pair of outer lines of the second digital phase shift circuit.

### Claim 4 (depends on 1)

The digital phase shifter according to claim 1, wherein the second connection lines are disposed on both sides of the first connection line with separated from the first connection line by predetermined distances, and
the predetermined distances are smaller than distances by which the inner lines are separated from the signal line.

### Claim 5 (depends on 4)

The digital phase shifter according to claim 4, wherein the predetermined distances are set to less than 10 μm.

### Claim 6 (depends on 1)

The digital phase shifter according to claim 1, wherein a width of the first connection line is greater than a width of the signal line.

### Claim 7 (depends on 1)

The digital phase shifter according to claim 1, wherein the first connection line is formed on a layer different from a conductor layer on which the signal line is formed, and
the signal line and the first connection line are connected by a second via hole.

### Claim 8 (depends on 1)

The digital phase shifter according to claim 1, further comprising a third digital phase shift circuit connected to the first digital phase shift circuit and the second digital phase shift circuit,
wherein the connecting portion includes:
a first connecting portion configured to connect the first digital phase shift circuit and the third digital phase shift circuit; and
a second connecting portion configured to connect the second digital phase shift circuit and the third digital phase shift circuit.

### Claim 9 (depends on 1)

The digital phase shifter according to claim 1, wherein the first digital phase shift circuit group and the second digital phase shift circuit group are arranged in parallel while being separated from each other.
