# US 12,217,718 B2 · Display substrate and display apparatus

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,217,718 B2
- Document ID: US12217718B2
- Status: Granted
- Kind: B2
- Application number: 18/042,194
- Filed: 2022-06-30
- Published: 2024-08-15
- Granted: 2025-02-04
- Earliest claimed: 2022-06-30
- Assignees: Ordos Yuansheng Optoelectronics Co., Ltd.; Boe Technology Group Co., Ltd.
- Applicants: Ordos Yuansheng Optoelectronics Co., Ltd.; Boe Technology Group Co., Ltd.
- Inventors: Bo Zhao; Jianyun Xie; Jingyi Xu; Hui Yuan; Chao Liang; Guodong Wang; Biqi Li; Peirong Huo
- Web page: https://patentgrep.com/patent/US12217718B2

## CPC

- G09G 3/3677: {suitable for active matrices only}
- G09G 3/20: for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters}
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 3/3266: Details of drivers for scan electrodes
- G09G 3/3607: {for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels (display of colours in flat matrix panels other than liquid crystal displays G09G3/2003; grey scales specific for television H04N3/127)}
- G09G 2300/0408: Integration of the drivers onto the display substrate
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2320/02: Improving the quality of display appearance
- G09G 2330/04: Display protection
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A display substrate is provided, including a display substrate that includes a display area and a bezel area; a plurality of scanning signal lines; a gate driver circuit in the bezel area; a plurality of load compensation units in the bezel area, where the load compensation units are between the gate driver circuit and a plurality of pixel units; and a plurality of scanning signal lead wires in the bezel area. At least one load compensation unit includes a compensation capacitor including a first compensation capacitor electrode in a first conductive layer and a second compensation capacitor electrode in a semiconductor layer, and an orthographic projection of the first compensation capacitor electrode on the base substrate at least partially overlaps with an orthographic projection of the second compensation capacitor electrode on the base substrate. The first compensation capacitor electrode is electrically connected to a scanning signal lead wire.

## Claims

### Claim 1

A display substrate, comprising:
a base substrate, comprising a display area and a bezel area on at least one side of the display area;
a plurality of pixel units in the display area, wherein the plurality of pixel units are arranged on the base substrate in an array along a row direction and a column direction, and each pixel unit comprises a plurality of sub-pixels;
a plurality of scanning signal lines arranged on the base substrate, wherein the plurality of scanning signal lines are configured to provide a scanning signal to a plurality of rows of sub-pixels, respectively;
a gate driver circuit arranged on the base substrate and located in the bezel area, wherein the gate driver circuit is configured to the output scanning signal;
a plurality of load compensation units arranged on the base substrate and located in the bezel area, wherein the plurality of load compensation units are between the gate driver circuit and the plurality of pixel units; and
a plurality of scanning signal lead wires arranged on the base substrate and located in the bezel area, wherein the plurality of scanning signal lead wires are configured to transmit the scanning signal output by the gate driver circuit to the plurality of scanning signal lines, respectively,
wherein at least one load compensation unit comprises a compensation capacitor comprising a first compensation capacitor electrode in a first conductive layer and a second compensation capacitor electrode in a semiconductor layer, and an orthographic projection of the first compensation capacitor electrode on the base substrate at least partially overlaps with an orthographic projection of the second compensation capacitor electrode on the base substrate;
wherein the first conductive layer is on a side of the semiconductor layer away from the base substrate, and the first compensation capacitor electrode is electrically connected to the scanning signal lead wire;
wherein the scanning signal lines and the scanning signal lead wires are in the first conductive layer, and the first compensation capacitor electrode and the scanning signal lead wire that are electrically connected to each other are formed into a continuously extending integral structure;
wherein the display substrate further comprises a first voltage signal lead wire in a second conductive layer, the second conductive layer is on a side of the first conductive layer away from the base substrate; and the second compensation capacitor electrode is electrically connected to the first voltage signal lead wire; and
wherein the display substrate further comprises a first conductive connection portion in the second conductive layer, the first conductive connection portion extends from the first voltage signal lead wire towards the display area, and the first conductive connection portion is electrically connected to the second compensation capacitor electrode through a plurality of first via holes.

### Claim 2 (depends on 1)

The display substrate according to claim 1, wherein the display substrate comprises N rows of pixel units, and n rows of pixel units among the N rows of pixel units comprise different numbers of sub-pixels, wherein N is a positive integer greater than or equal to 2, and n is a positive integer greater than or equal to 2 and less than or equal to N; and
each of a plurality of scanning signal lead wires configured to provide the scanning signal to the n rows of pixel units is electrically connected to a respective compensation capacitor, and an area of the overlap between the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for each of the n row of pixel units is negatively related to the number of sub-pixels of the row of pixel units.

### Claim 3 (depends on 2)

The display substrate according to claim 2, wherein at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for each of the n rows of pixel units has a size in the row direction which is negatively related to the number of the sub-pixels of the row of pixel units.

### Claim 4 (depends on 3)

The display substrate according to claim 3, wherein the n rows of pixel units comprise an mth row of pixel units and an (m+i)th row of pixel units, and the plurality of rows of pixel units further comprise an (m+j)th row of pixel units, where each of m, i and j is a positive integer greater than or equal to 1;
a number of sub-pixels of the mth row of pixel units is less than a number of sub-pixels of the (m+i)th row of pixel units, and the number of the sub-pixels of the (m+i)th row of pixel units is less than a number of sub-pixels of the (m+j)th row of pixel units; and
the scanning signal lead wire configured to provide the scanning signal to the sub-pixels of the (m+j)th row of pixel units is not electrically connected to the compensation capacitor, and the area of the overlap between the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for the mth row of pixel units is greater than the area of the overlap between the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for the (m+i)th row of pixel units.

### Claim 5 (depends on 4)

The display substrate according to claim 4, wherein at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for the mth row of pixel units has a size in the row direction greater than a size of at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for the (m+i)th row of pixel units in the row direction.

### Claim 6 (depends on 5)

The display substrate according to claim 5, wherein
at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor for each of the n rows of pixel units has substantially the same size in the column direction; and/or
for the n rows of pixel units, a ratio of a size of the first compensation capacitor electrode of the compensation capacitor for one of any two rows of pixel units in the row direction and a size of the first compensation capacitor electrode of the compensation capacitor for the other one of the two rows of pixel units in the row direction is between 1.3 and 400; and/or a ratio of a size of the second compensation capacitor electrode of the compensation capacitor for one of any two rows of pixel units in the row direction and a size of the second compensation capacitor electrode of the compensation capacitor for the other one of the two rows of pixel units in the row direction is between 1.3 and 400.

### Claim 7 (depends on 1)

The display substrate according to claim 1, wherein the plurality of first via holes are arranged in two rows in the column direction.

### Claim 8 (depends on 7)

The display substrate according to claim 7, wherein for one compensation capacitor, the first conductive connection portion electrically connected to the second compensation capacitor electrode of the compensation capacitor extends substantially in parallel to the scanning signal lead wire electrically connected to the first compensation capacitor electrode of the compensation capacitor.

### Claim 9 (depends on 8)

The display substrate according to claim 8, wherein for at least one compensation capacitor, in the column direction, an orthographic projection of the overlap between the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor on the base substrate is between the first conductive connection portion electrically connected to the first compensation capacitor electrode of the compensation capacitor and the scanning signal lead electrically connected to the second compensation capacitor electrode of the compensation capacitor.

### Claim 10 (depends on 1)

The display substrate according to claim 1, wherein the plurality of rows of pixel units comprise at least one pixel unit group comprising adjacent k rows of pixel units, wherein k is a positive integer greater than or equal to 2; and
each of the k rows of pixel units has the same number of sub-pixels, and has substantially the same area of the overlap between the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor.

### Claim 11 (depends on 10)

The display substrate according to claim 10, wherein the first compensation capacitor electrode of the compensation capacitor for each of the k rows of pixel units has substantially the same size in the row direction, and the second compensation capacitor electrodes of the compensation capacitor for each of the k rows of pixel units has substantially the same size in the row direction.

### Claim 12 (depends on 11)

The display substrate according to claim 11, wherein
the first compensation capacitor electrodes of the compensation capacitors for the k rows of pixel units are aligned with each other in the column direction; and/or
the second compensation capacitor electrodes of the compensation capacitors for the k rows of pixel units are aligned with each other in the column direction.

### Claim 13 (depends on 1)

The display substrate according to claim 1, wherein the second compensation capacitor electrode comprises a protruding portion, and an orthographic projection of the protruding portion on the base substrate at least partially overlaps with an orthographic projection of the first conductive connection portion on the base substrate; and
the first conductive connection portion is electrically connected to the protruding portion through a plurality of via holes.

### Claim 14 (depends on 1)

The display substrate according to claim 1, wherein the display substrate further comprises a second conductive connection portion in the second conductive layer; and
the scanning signal lead wire and the scanning signal line that are configured to provide the scanning signal to a same row of pixel units are electrically connected to each other through the second conductive connection portion.

### Claim 15 (depends on 1)

The display substrate according to claim 1, wherein an end of the scanning signal lead wire proximate to the display area is electrically connected to an end of the second conductive connection portion through a second via hole, and another end of the second conductive connection portion is electrically connected to an end of the scanning signal line through a third via hole.

### Claim 16 (depends on 1)

The display substrate according to claim 1, wherein at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor has a hollow structure, and
wherein at least one of the first compensation capacitor electrode and the second compensation capacitor electrode of the compensation capacitor comprises a plurality of solid portions and a plurality of hollow portions, and the plurality of solid portions and the plurality of hollow portions are alternately arranged in the row direction.

### Claim 17 (depends on 1)

A display apparatus, comprising the display substrate according to claim 1.