# US 12,217,697 B2 · Display panel and display apparatus

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,217,697 B2
- Document ID: US12217697B2
- Status: Granted
- Kind: B2
- Application number: 18/023,384
- Filed: 2022-06-30
- Published: 2024-08-15
- Granted: 2025-02-04
- Earliest claimed: 2022-06-30
- Assignees: Chengdu Boe Optoelectronics Technology Co., Ltd.; Boe Technology Group Co., Ltd.
- Applicants: Chengdu BOE Optoelectronics Technology Co., Ltd.; BOE Technology Group Co., Ltd.
- Inventors: Yonglin Guo; Yunsheng Xiao; Wenhui Gao
- Web page: https://patentgrep.com/patent/US12217697B2

## CPC

- G09G 3/3266: Details of drivers for scan electrodes
- G09G 3/20: for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters}
- G09G 3/32: semiconductive, e.g. using light-emitting diodes [LED]
- G09G 2310/0267: Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
- G09G 2310/0286: Details of a shift registers arranged for use in a driving circuit
- G09G 2320/0233: Improving the luminance or brightness uniformity across the screen
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

A display panel and a display apparatus are disclosed. The display panel includes: a display region, including M first display regions sequentially disposed along a first direction, and a non-display region, including M first GOA circuits and M clock signal line groups; a first display region includes multiple first signal lines sequentially disposed along the first direction and extending along a second direction intersecting with the first direction, a clock signal line group includes multiple clock signal lines, signals of at least two clock signal lines respectively in at least two clock signal line groups are same; a first GOA circuit includes multiple first GOA units, multiple first GOA units in an m-th first GOA circuit are connected with at least one clock signal line in an m-th clock signal line group, and are connected with multiple first signal lines in an m-th first display region in one-to-one correspondence.

## Claims

### Claim 1

A display panel, comprising: a display region and a non-display region that at least partially surrounds the display region; wherein,
the display region comprises: M first display regions sequentially disposed along a first direction, a first display region comprises a plurality of first signal lines sequentially disposed along the first direction and extending along a second direction, the second direction intersects with the first direction;
the non-display region comprises M first gate driver on array (GOA) circuits and M clock signal line groups, a clock signal line group comprises a plurality of clock signal lines, and the at least two clock signal lines are respectively located in at least two clock signal line groups of the M clock signal line groups; a first gate driver on array circuit comprises a plurality of first gate driver on array units, a plurality of first gate driver on array units in an m-th first gate driver on array circuit are connected with at least one clock signal line of a plurality of clock signal lines of an m-th clock signal line group, and a plurality of first gate driver on array units in the m-th first gate driver on array circuit are connected with a plurality of first signal lines in an m-th first display region in one-to-one correspondence, wherein M is a positive integer greater than or equal to 2, and m is a positive integer less than or equal to M;
the M clock signal line groups respectively correspond to the M first display regions and the M first GOA circuits;
the M clock signal line groups comprise a first clock signal line group, a second clock signal line group, and a third clock signal line group, and the first clock signal line group comprises a first clock signal line and a second clock signal line, and the second clock signal line group comprises a third clock signal line and a fourth clock signal line, and the third clock signal line group comprises a fifth clock signal line and a sixth clock signal line;
the non-display region comprises a first first GOA circuit GOA circuit, a second first GOA circuit GOA circuit, a third first GOA circuit GOA circuit;
clock signal lines connected with first first GOA circuit are only the first clock signal line and the second clock signal line;
clock signal lines connected with second first GOA circuit are only the third clock signal line and the fourth clock signal line;
clock signal lines connected with third first GOA circuit are only the fifth clock signal line and the sixth clock signal line.

### Claim 2 (depends on 1)

The display panel of claim 1, wherein, the non-display region comprises: a bonding region located at a side of the display region in the first direction, and a bezel region located at another side of the display region, wherein the bonding region comprises an integrated circuit, configured to output a clock signal to the M clock signal line groups, and the M first gate driver on array circuits and the M clock signal line groups are located in the bezel region.

### Claim 3 (depends on 1)

The display panel of claim 1, wherein
the display region further comprises: a second display region located between two adjacent first display regions, wherein the second display region comprises a plurality of second signal lines alternately disposed along the first direction and extending along the second direction;
the non-display region further comprises: a second gate driver on array circuit corresponding to the second display region, wherein the second gate driver on array circuit comprises a plurality of second gate driver on array units; and
an odd quantity of second gate driver on array units are connected with at least one clock signal line of a plurality of clock signal lines of a clock signal line group connected with one first display region of the adjacent two first display regions, an even quantity of second gate driver on array units are connected with at least one clock signal line of a plurality of clock signal lines of a clock signal line group connected with the other first display region of the adjacent two first display regions, and a plurality of second gate driver on array units are connected with a plurality of second signal lines in one-to-one correspondence.

### Claim 4 (depends on 3)

The display panel of claim 3, wherein a quantity of the second display regions is M−1, and an n-th second display region is disposed between an n-th first display region and an (n+1)-th first display region, wherein n is a positive integer less than or equal to M−1.

### Claim 5 (depends on 3)

The display panel of claim 3, wherein a quantity of the second gate driver on array units is less than a quantity the first gate driver on array units.

### Claim 6 (depends on 3)

The display panel of claim 3, wherein in each second gate driver on array circuit, a quantity of the second gate driver on array units is an even number greater than or equal to 4.

### Claim 7 (depends on 3)

The display panel of claim 3, wherein a first gate driver on array unit and a second gate driver on array unit each comprise: any one of a gate GOA (gate driver on array) unit, and an emitting GOA unit.

### Claim 8 (depends on 3)

The display panel of claim 3, wherein a first signal line and a second signal line each comprise: any one of a scan signal line, and a light emitting control signal line.

### Claim 9 (depends on 1)

The display panel of claim 1, wherein the non-display region comprises: three clock signal line groups, or four clock signal line groups.

### Claim 10 (depends on 1)

The display panel of claim 1, wherein each clock signal line group comprises: two clock signal lines or four clock signal lines.

### Claim 11 (depends on 1)

The display panel of claim 1, wherein quantities of first signal lines in the M first display regions are the same, or quantities of first signal lines in at least two first display regions of the M first display regions are different.

### Claim 12 (depends on 1)

The display panel of claim 1, wherein the M clock signal line groups are disposed at a side of the M first gate driver on array circuits away from the display region.

### Claim 13 (depends on 1)

A display apparatus, comprising: the display panel of claim 1.

### Claim 14 (depends on 2)

The display panel of claim 2, wherein
the display region further comprises: a second display region located between two adjacent first display regions, wherein the second display region comprises a plurality of second signal lines alternately disposed along the first direction and extending along the second direction;
the non-display region further comprises: a second gate driver on array circuit corresponding to the second display region, wherein the second gate driver on array circuit comprises a plurality of second gate driver on array units; and
an odd quantity of second gate driver on array units are connected with at least one clock signal line of a plurality of clock signal lines of a clock signal line group connected with one first display region of the adjacent two first display regions, an even quantity of second gate driver on array units are connected with at least one clock signal line of a plurality of clock signal lines of a clock signal line group connected with the other first display region of the adjacent two first display regions, and a plurality of second gate driver on array units are connected with a plurality of second signal lines in one-to-one correspondence.

### Claim 15 (depends on 2)

The display panel of claim 2, wherein the non-display region comprises: three clock signal line groups, or four clock signal line groups.