# US 12,190,829 B2 · Organic light emitting diode display device including selecting unit and method of driving the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,190,829 B2
- Document ID: US12190829B2
- Status: Granted
- Kind: B2
- Application number: 18/062,516
- Filed: 2022-12-06
- Published: 2023-06-29
- Granted: 2025-01-07
- Earliest claimed: 2021-12-24
- Assignees: LG Display Co., Ltd.
- Applicants: LG Display Co., Ltd.
- Inventors: Joon-Ki Kim; Ji-Eun Lee
- Web page: https://patentgrep.com/patent/US12190829B2

## CPC

- G09G 3/3291: in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
- G09G 3/3225: using an active matrix
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 3/3266: Details of drivers for scan electrodes
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2300/0842: forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G 2300/0861: with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
- G09G 2310/0251: Precharge or discharge of pixel before applying new pixel voltage
- G09G 2310/0262: The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
- G09G 2310/027: Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
- G09G 2310/0278: Details of driving circuits arranged to drive both scan and data electrodes
- G09G 2310/0297: Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
- G09G 2310/08: Details of timing specific for flat panels, other than clock recovery
- G09G 2320/0233: Improving the luminance or brightness uniformity across the screen
- G09G 2320/0295: by monitoring each display pixel
- G09G 2320/045: Compensation of drifts in the characteristics of light emitting or modulating elements
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

An organic light emitting diode display device includes: a timing controlling unit generating an image data, a data control signal and a gate control signal; a data driving unit generating a data voltage using the image data and the data control signal and including an output channel outputting one of the data voltage and a pre-charge voltage; a gate driving unit generating a gate1 voltage, a gate2 voltage, a gate3 voltage, an emission1 voltage and an emission2 voltage using the gate control signal; a display panel including a subpixel, a gate line, a data line and a reset line, the subpixel including first to seventh transistors, a storage capacitor and a light emitting diode; and a selecting unit connecting the output channel to one of the data line and the reset line.

## Claims

### Claim 1

An organic light emitting diode display device, comprising:
a timing controlling circuit for generating an image data, a data control signal and a gate control signal;
a data driving circuit for generating a data voltage based on the image data and the data control signal, the data driving circuit including an output channel for outputting the data voltage and a pre-charge voltage in two different operations, respectively;
a gate driving circuit for generating a first gate voltage, a second gate voltage, a third gate voltage, a first emission voltage and a second emission voltage based on the gate control signal;
a display panel including a subpixel, a gate line, a data line and a reset line, the subpixel including first, second, third, fourth, fifth, sixth, and seventh transistors, a storage capacitor and a light emitting diode, the gate line for transmitting the first gate voltage, the second gate voltage, the third gate voltage, the first emission voltage, and the second emission voltage to the subpixel, and the reset line for transmitting the pre-charge voltage to the subpixel; and
a selecting circuit connecting the output channel to one of the data line or the reset line, the selecting circuit including a first mux transistor a second mux transistor and a third mux transistor, the second mux transistor configured to connect the pre-charge voltage to an anode of the light emitting diode through the reset line in a first operation and connect the anode of the light emitting diode to a voltage detecting unit through the reset line in a second operation subsequent to the first operation, the third mux transistor configured to connect the data voltage to the data line in a third operation subsequent to the second operation, and the data line different from the reset line.

### Claim 2 (depends on 1)

The display device of claim 1, wherein the data driving circuit includes a first switch connected between the pre-charge voltage and the output channel, an analog-digital converter, and a second switch connected between the output channel and the analog-digital converter.

### Claim 3 (depends on 2)

The display device of claim 2, wherein the first mux transistor is connected to an anode reset voltage and the second and third mux transistors are connected to the output channel.

### Claim 4 (depends on 3)

The display device of claim 3, wherein the driving transistor is configured to be switched according to a voltage of a first electrode of the storage capacitor and is connected to the first, second, fourth and fifth transistors and the storage capacitor,
wherein the first transistor is configured to be switched according to the first gate voltage and is connected to the driving transistor, the fourth and fifth transistors and the storage capacitor,
wherein the second transistor is configured to be switched according to the second gate voltage and is connected to the data line, the driving transistor and the third transistor,
wherein the third transistor is configured to be switched according to the first emission voltage and is connected to the driving transistor, the second transistor, the storage capacitor and a high level voltage,
wherein the fourth transistor is configured to be switched according to the first emission voltage and is connected to the driving transistor and the first, fifth, sixth and seventh transistors,
wherein the fifth transistor is configured to be switched according to the third gate voltage and is connected to the driving transistor, the first and fourth transistors and an initial voltage,
wherein the sixth transistor is configured to be switched according to the second gate voltage and is connected to the reset line, the fourth and seventh transistors and an anode reset capacitor, and
wherein the seventh transistor is configured to be switched according to the second emission voltage and is connected to the fourth and sixth transistors and the light emitting diode.

### Claim 5 (depends on 3)

The display device of claim 3, wherein during a first time period of an emission compensation frame,
the first switch is configured to be on an on state, and the second switch is configured to be on an off state,
the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,
the second, sixth and seventh transistors are configured to be turned on, and the first, third, fourth and fifth transistors are configured to be turned off, and
the anode of the light emitting diode is configured to receive the pre-charge voltage, and
wherein during a second time period of the emission compensation frame,
the first switch is configured to be on an off state, and the second switch is configured to be on an on state,
the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,
the second, sixth and seventh transistors are configured to be turned on, and the first, third, fourth and fifth transistors are configured to be turned off, and
the analog-digital converter is configured to receive a voltage at the anode of the light emitting diode.

### Claim 6 (depends on 3)

The display device of claim 3, wherein during a third-first time period of a sampling compensation frame,
the first and second switches are each configured to be on an off state,
the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,
the first and fifth transistors are configured to be turned on, and the second, third, fourth, sixth and seventh transistors are configured to be turned off, and
a gate electrode of the driving transistor and a first electrode of the storage capacitor are configured to receive an initial voltage,
wherein during a second time period of the sampling compensation frame,
the first and second switches are each configured to be on the off state,
the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,
the first, second and sixth transistors are configured to be turned on, and the third, fourth, fifth and seventh transistors are configured to be turned off, and
the gate electrode of the driving transistor and the first electrode of the storage capacitor are configured to receive the data voltage, and
wherein during a third time period of the sampling compensation frame,
the first switch is configured to be on the off state and the second switch is configured to be on an on state,
the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,
the second, third, fourth and sixth transistors are configured to be turned on, and the first, fifth and seventh transistors are configured to be turned off, and
the analog-digital converter is configured to receive a current of the driving transistor.

### Claim 7 (depends on 3)

The display device of claim 3, wherein during a first time period of a driving compensation frame,
the first and second switches are each configured to be on an off state,
the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,
the first and fifth transistors are configured to be turned on, and the second, third, fourth, sixth and seventh transistors are configured to be turned off, and
a gate electrode of the driving transistor and a first electrode of the storage capacitor are configured to receive an initial voltage,
wherein during a second time period of the driving compensation frame,
the first and second switches are each configured to be on the off state,
the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,
the first, second and sixth transistors are configured to be turned on, and the third, fourth, fifth and seventh transistors are configured to be turned off, and
the gate electrode of the driving transistor and the first electrode of the storage capacitor are configured to receive the data voltage, and
wherein during a third time period of the driving compensation frame,
the first and second switches are each configured to be on the off state,
the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,
the second, fourth and seventh transistors are configured to be turned on, and the first, second, fifth and sixth transistors are configured to be turned off, and
the light emitting diode is configured to receive a current of the driving transistor, and emit a light.

### Claim 8 (depends on 3)

The display device of claim 3, wherein during a first time period of an anode reset frame,
the first and second switches each are configured to be on an off state,
the second and third mux transistors are configured to be turned off, and the first mux transistor is configured to be turned on,
the second, fifth, sixth and seventh transistors are configured to be turned on, and the first, third and fourth transistors are configured to be turned off, and
an anode of the light emitting diode is configured to receive the anode reset voltage.

### Claim 9 (depends on 1)

The display device of claim 1, wherein the first transistor is configured to be switched according to the first gate voltage, the second and sixth transistors are configured to be switched according to the second gate voltage, the third and fourth transistors are configured to be switched according to the first emission voltage, the fifth transistor is configured to be switched according to the third gate voltage, and the seventh transistor is configured to be switched according to the second emission voltage.

### Claim 10 (depends on 1)

The display device of claim 1, wherein the first mux transistor is connected between an anode reset voltage and the reset line, the second mux transistor is connected between the output channel and the reset line, and the third mux transistor is connected between the output channel and the data line.
