# US 12,190,822 B2 · Array substrate and display apparatus

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,190,822 B2
- Document ID: US12190822B2
- Status: Granted
- Kind: B2
- Application number: 18/255,100
- Filed: 2022-09-30
- Published: 2024-10-31
- Granted: 2025-01-07
- Earliest claimed: 2022-09-30
- Assignees: Chengdu Boe Optoelectronics Technology Co., Ltd.; Boe Technology Group Co., Ltd.
- Applicants: Chengdu BOE Optoelectronics Technology Co., Ltd.; BOE Technology Group Co., Ltd.
- Inventors: Mengqi Wang; Tiaomei Zhang; Zhengkun Li; Quanyong Gu
- Web page: https://patentgrep.com/patent/US12190822B2

## CPC

- G09G 3/3258: with pixel circuitry controlling the voltage across the light-emitting element
- H10K 59/131: Interconnections, e.g. wiring lines or terminals
- G09G 3/3233: with pixel circuitry controlling the current through the light-emitting element
- G09G 2300/0426: Layout of electrodes and connections
- G09G 2300/0819: used for counteracting undesired variations, e.g. feedback or autozeroing
- G09G 2300/0842: forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G 2300/0852: being a dynamic memory with more than one capacitor
- G09G 2300/0861: with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
- G09G 2310/0251: Precharge or discharge of pixel before applying new pixel voltage
- G09G 2320/0209: Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
- G09G 2320/0242: Compensation of deficiencies in the appearance of colours
- H10K 59/1213: {the pixel elements being TFTs}
- H10K 59/1216: {the pixel elements being capacitors}
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)
- H10K: ORGANIC ELECTRIC SOLID-STATE DEVICES

## Abstract

An array substrate is provided. The array substrate includes K number of columns of first pads. A respective first pad is connected to an anode of a light emitting element, a second electrode of a fifth transistor, and a second electrode of a sixth transistor. The K number of columns of first pads include a plurality of first-first pads in (2k-1)-th columns of the K columns and a plurality of second-first pads in (2k)-th columns of the K columns. A respective first-first pad and a respective second-first pad have different average line widths.

## Claims

### Claim 1

An array substrate, comprising K number of columns of first pads;
wherein a respective first pad is connected to an anode of a light emitting element, a second electrode of a fifth transistor, and a second electrode of a sixth transistor;
the K number of columns of first pads comprise a plurality of first-first pads in (2k-1)-th columns of the K columns and a plurality of second-first pads in (2k)-th columns of the K columns; and
a respective first-first pad and a respective second-first pad have different average line widths;
wherein the array substrate further comprises multiple first-first reset signal lines in the (2k-1)-th columns and multiple second-first reset signal lines in the (2k)-th columns of the K columns;
a first parasitic capacitance between a respective first-first pad and a respective first-first reset signal line in the (2k-1)-th columns of the K columns is different from a second parasitic capacitance between a respective second-first pad and a respective second-first reset signal line in the (2k)-th columns of the K columns.

### Claim 2 (depends on 1)

The array substrate of claim 1, wherein orthographic projections of the respective first-first pad and the respective first-first reset signal line in the (2k-)-th columns of the K columns overlap with each other in a first overlapping region having a first area; orthographic projections of the respective second-first pad and the respective second-first reset signal line in the (2k)-th columns of the K columns overlap with each other in a second overlapping region having a second area; and the first area and the second area are different from each other.

### Claim 3 (depends on 2)

The array substrate of claim 2, wherein a first portion of the respective first-first pad in the first overlapping region has a first width along a first direction;
a second portion of the respective second-first pad in the second overlapping region has a second width along the first direction; and
the first width is greater than the second width.

### Claim 4 (depends on 3)

The array substrate of claim 3, wherein along the virtual line, the respective first-first reset signal line has a third width, and the respective second-first reset signal line has a fourth width;
the third width is substantially the same as the fourth width; and
the first width is greater than the third width and greater than the fourth width.

### Claim 5 (depends on 1)

The array substrate of claim 1, wherein a ratio of a total number of the multiple first-first reset signal lines to a total number of the plurality of first-first pads is the same as a ratio of a total number of the multiple second-first reset signal lines to a total number of the plurality of second-first pads.

### Claim 6 (depends on 1)

The array substrate of claim 1, further comprising a plurality of gate lines;
wherein the respective first pad crosses over a respective gate line of the plurality of gate lines.

### Claim 7 (depends on 6)

The array substrate of claim 6, further comprising a plurality of reset control signal lines and a plurality of light emitting control signal lines;
wherein an orthographic projection of respective first pad on a base substrate at least partially overlaps with an orthographic projection of a respective reset control signal line of the plurality of reset control signal lines on the base substrate; or
the orthographic projection of the first pad on the base substrate at least partially overlaps with an orthographic projection of a respective light emitting control signal line of the plurality of light emitting control signal lines on the base substrate.

### Claim 8 (depends on 1)

The array substrate of claim 1, further comprising a plurality of voltage supply lines;
wherein a respective pixel driving circuit comprises:
a second pad;
a node connecting line; and
a storage capacitor comprising a first capacitor electrode;
wherein the second pad is connected to a respective voltage supply line of the plurality of voltage supply lines;
the node connecting line connects the first capacitor electrode to a first electrode of a third transistor in the respective pixel driving circuit; and
an orthographic projection of the second pad on a base substrate covers at least 50% of an orthographic projection of the node connecting line on the base substrate.

### Claim 9 (depends on 8)

The array substrate of claim 8, wherein the orthographic projection of the second pad on the base substrate at least partially overlaps with an orthographic projection of an active layer of the third transistor on the base substrate.

### Claim 10 (depends on 8)

The array substrate of claim 8, further comprising a plurality of gate lines;
wherein a respective gate line of the plurality of gate lines comprises a main portion extending along an extension direction of the respective gate line, and a gate protrusion protruding away from the main portion; and
the orthographic projection of the second pad on the base substrate covers at least 50% of an orthographic projection of the gate protrusion on the base substrate.

### Claim 11 (depends on 8)

The array substrate of claim 8, further comprising a plurality of data lines;
wherein the second pad comprises a fourth pad part, a fifth pad part, and a sixth pad part, the fifth pad part connecting the fourth pad part to the sixth pad part; and
the fifth pad part crosses over a respective data line of the plurality of data lines in an adjacent pixel driving circuit, the adjacent pixel driving circuit and the respective pixel driving circuit being in a same row along a first direction.

### Claim 12 (depends on 11)

The array substrate of claim 11, wherein an orthographic projection of the fourth pad part on the base substrate at least partially overlaps with the orthographic projection of the node connecting line in the respective pixel driving circuit on the base substrate; and
an orthographic projection of the sixth pad part on the base substrate at least partially overlaps with an orthographic projection of a respective adjacent voltage supply line of the plurality of voltage supply lines in the adjacent pixel driving circuit on the base substrate.

### Claim 13 (depends on 1)

The array substrate of claim 1, further comprising an anode connecting pad and an anode;
wherein the respective first pad is connected to a first relay electrode through a ninth via extending through a first planarization layer, and is connected to a second relay electrode through a tenth via extending through the first planarization layer;
the first relay electrode is connected to the second electrode of the fifth transistor through an eleventh via extending through at least an inter-layer dielectric layer;
the second relay electrode is connected to the second electrode of the sixth transistor through a twelfth via extending through at least the inter-layer dielectric layer;
the anode connecting pad is connected to the respective first pad through a thirteenth via extending through a second planarization layer; and
the anode is connected to the anode connecting pad through a fourteenth via extending through a third planarization layer.

### Claim 14 (depends on 1)

The array substrate of claim 1, further comprising a plurality of second reset signal lines in a layer different from the multiple first-first reset signal lines and the multiple second-first reset signal lines;
the plurality of second reset signal lines extend along a first direction;
the multiple first-first reset signal lines and the multiple second-first reset signal lines extend along a second direction;
a respective second reset signal line is configured to provide an initialization signal to a first electrode of a sixth transistor in a respective pixel driving circuit;
a respective first-first reset signal line is configured to provide an initialization signal to a first electrode of a first transistor in a first-first respective pixel driving circuit in the (2k-1)-th columns; and
a respective second-first reset signal line is configured to provide an initialization signal to a first electrode of a first transistor in a second-first respective pixel driving circuit in the (2k)-th columns.

### Claim 15 (depends on 1)

The array substrate of claim 1, wherein pixel driving circuits in the (2k-1)-th columns of the K columns are pixel driving circuits for driving light emission of subpixels of a first color and subpixels of a second color;
pixel driving circuits in the (2k)-th columns of the K columns are pixel driving circuits for driving light emission of subpixels of a third color; and
the first color, the second color, and the third color are different from each other.

### Claim 16 (depends on 1)

The array substrate of claim 1, comprising a display area, an additional display area, and a peripheral area;
wherein the additional display area extends away from the display area into a side region of the peripheral area;
the array substrate comprises a plurality of light emitting elements and a plurality of pixel driving circuits;
the plurality of pixel driving circuits are in the display area;
multiple light emitting elements of the plurality of light emitting elements are present in the additional display area; and
transistors and capacitors of the plurality of pixel driving circuits are absent in the additional display area.

### Claim 17 (depends on 16)

The array substrate of claim 16, wherein light emitting layers corresponding to a number of pixel driving circuits along a border between the display area and the additional display area are in the additional display area;
the array substrate further comprises a plurality of anode connecting pads connecting the pixel driving circuits along the border between the display area and the additional display area and the light emitting layers in the additional display area; and
a respective anode connecting pad of the plurality of anode connecting pads electrically connects the second electrode of the sixth transistor to an anode of a respective light emitting element in the additional display area.

### Claim 18 (depends on 17)

The array substrate of claim 17, wherein, in the additional display area,
an orthographic projection of the plurality of anode connecting pads on a base substrate partially overlaps with an orthographic projection of a respective first subpixel on the base substrate, resulting in a first overlapping area;
an orthographic projection of the plurality of anode connecting pads on the base substrate partially overlaps with an orthographic projection of a respective second subpixel on the base substrate, resulting in a second overlapping area;
an orthographic projection of the plurality of anode connecting pads on the base substrate partially overlaps with an orthographic projection of a respective third subpixel on the base substrate, resulting in a third overlapping area;
the first overlapping area is greater than the second overlapping area;
the third overlapping area is greater than the second overlapping area; and
the respective first subpixel, the respective second subpixel, and the respective third subpixel are subpixels of different colors.

### Claim 19 (depends on 1)

A display apparatus, comprising the array substrate of claim 1, and an integrated circuit connected to the array substrate.