Reduced gate drive for power converter with dynamically switching ratio
AssigneeMurata Manufacturing Co., Ltd.
InventorsAntony Christopher Routledge, Satish Kumar Vangara
Life of this patent
Estimating the term…
Loading patent…
AssigneeMurata Manufacturing Co., Ltd.
InventorsAntony Christopher Routledge, Satish Kumar Vangara
Estimating the term…
Circuits and methods for selectable conversion ratio power converters that include low-dropout (LDO) power supplies adapted to select voltage inputs based on the selected conversion ratio while achieving high efficiency. The LDO power supplies limit current through power FETs of power converters, thereby mitigating or eliminating potentially damaging events. In some embodiments, first and second full gate-drive LDOs have “wired-OR” outputs which may power a target circuit such as a pre-driver (and optionally, a level-shifter) coupled to the gate of a power FET. In some embodiments, first and second reduced gate-drive LDOs have “wired-OR” outputs that may power a final driver coupled to the gate of a power FET. Some embodiments have dual full gate-drive LDOs that power a target circuit such as a pre-driver (and optionally, a level-shifter), while dual reduced gate-drive LDOs that power a final driver coupled to the gate of the power FET.
A dual low-dropout circuit configuration for regulating current flow through a power FET having a gate, including:
A low-dropout circuit configuration configured to be coupled to a first voltage input node of a pre-driver circuit and to a second voltage input node of a driver circuit for a power FET having a gate, the low-dropout circuit configuration including:
Dependencies are inferred from the claim text.