# US 12,182,584 B2 · System-on-chip for sharing graphics processing unit that supports multi-master, and method for operating graphics processing unit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 12,182,584 B2
- Document ID: US12182584B2
- Status: Granted
- Kind: B2
- Application number: 17/778,961
- Filed: 2020-11-25
- Published: 2023-01-26
- Granted: 2024-12-31
- Earliest claimed: 2019-12-23
- Assignees: Telechips Inc.
- Applicants: Telechips Inc.
- Inventors: Jong-Sang Choi; Moon-Soo Kim
- Web page: https://patentgrep.com/patent/US12182584B2

## CPC

- G06F 9/4408: {Boot device selection}
- G06F 9/45558: {Hypervisor-specific management and integration aspects}
- G06F 11/0724: {in a multiprocessor or a multi-core unit (multiprocessors per se G06F15/80)}
- G06F 11/0751: {Error or fault detection not based on redundancy (power supply failures G06F1/30; network fault management H04L41/06)}
- G06F 11/1441: {Resetting or repowering}
- G06F 11/3024: {where the computing system component is a central processing unit [CPU]}
- G06F 11/3055: {Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available (error or fault processing without redundancy G06F11/0703; error detection or correction by redundancy in data representation G06F11/08; error detection or correction of the data by redundancy in operations G06F11/14; error detection or correction by redundancy in hardware G06F11/16)}
- G06F 15/163: Interprocessor communication
- G06F 15/7807: {System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package}
- G06F 11/0793: {Remedial or corrective actions (recovery from an exception in an instruction pipeline G06F9/3861; by retry G06F11/1402; for recovering from a failure of a protocol instance or entity H04L69/40)}
- G06F 2009/45562: {Creating, deleting, cloning virtual machine instances}
- G06F 2009/45591: {Monitoring or debugging support}
- G06F: ELECTRIC DIGITAL DATA PROCESSING (computer systems based on specific computational models G06N)

## Abstract

A system-on-a-chip sharing a graphics processing unit supporting multi-master is provided. A system on chip (SoC) comprises a plurality of central processing units (CPUs) for executing at least one operating system, a graphics processing unit (GPU) that is connected to each of the plurality of CPUs via a bus interface and communicates with each of the plurality of CPUs, and at least one state monitoring device that is selectively connected to at least one CPU among the plurality of CPUs and transmits execution state information of at least one operating system executed in the connected CPU to the GPU. The GPU is shared by at least one operating system and controls a sharing operation by the at least one operating system based on the execution state information of the at least one operating system.

## Claims

### Claim 1

A system on chip (SoC) comprising:
a plurality of central processing units (CPUs) that execute at least one operating system;
a graphics processing unit (GPU) that is connected to each of the plurality of CPUs via a bus interface and communicates with each of the plurality of CPUs; and
at least one state monitoring device that is selectively connected to at least one CPU among the plurality of CPUs and transmits execution state information of the at least one operating system executed in the connected CPU to the GPU or state information of the CPU,
wherein the GPU is shared by the at least one operating system and controls a sharing operation by the at least one operating system based on the execution state information of the at least one operating system or the state information of the CPU.

### Claim 2 (depends on 1)

The SoC of claim 1, wherein the GPU distinguishes an operating system in an abnormal state based on the execution state information of the at least one operating system and properly terminates a job of the distinguished operating system.

### Claim 3 (depends on 2)

The SoC of claim 2, wherein, when the operating system in an abnormal state is determined to be a host operating system, the GPU suspends a configuration until a reboot of the operating system in an abnormal state is completed.

### Claim 4 (depends on 1)

The SoC of claim 1, wherein the plurality of CPUs comprises a first CPU for executing a first standalone operating system, and a second CPU for executing a second standalone operating system, and
wherein the at least one state monitoring device comprises a first state monitoring device that is connected to the first CPU and transmits execution state information of the first standalone operating system to the GPU, and a second state monitoring device that is connected to the second CPU and transmits execution state information of the second standalone operating system to the GPU.

### Claim 5 (depends on 1)

The SoC of claim 1, wherein the plurality of CPUs comprises a first CPU for executing a standalone operating system, and a second CPU for executing a hypervisor program and at least one guest operating system based on the hypervisor program,
wherein the at least one state monitoring device comprises a first state monitoring device that is connected to the first CPU and transmits execution state information of the standalone operating system to the GPU, and
wherein the hypervisor program transmits execution state information of the at least one guest operating system to the GPU.

### Claim 6 (depends on 1)

The SoC of claim 1, wherein the plurality of CPUs comprises a first CPU for executing a standalone operating system, and a second CPU for executing a second standalone operating system, a hypervisor program, and at least one guest operating system based on the hypervisor program,
wherein the at least one state monitoring device comprises a first state monitoring device that is connected to the first CPU and transmits execution state information of the first standalone operating system to the GPU, and a second state monitoring device that is connected to the second CPU and transmits execution state information of the second standalone operating system to the GPU, and
wherein the hypervisor program transmits execution state information of the at least one guest operating system to the GPU.
